參數資料
| 型號： | AT89C51SND2C-7FTUL |
| 廠商： | Atmel |
| 文件頁數： | 68/160頁 |
| 文件大小： | 0K |
| 描述： | IC 8051 MCU FLASH 64K MP3 100BGA |
| 標準包裝： | 260 |
| 系列： | 89C |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 40MHz |
| 連通性： | I²C，IDE/ATAPI，MMC，SPI，UART/USART，USB |
| 外圍設備： | 音頻，I²S，MP3，PCM，POR，WDT |
| 輸入/輸出數： | 32 |
| 程序存儲器容量： | 64KB（64K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 2.25K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 3.3 V |
| 振蕩器型： | 內部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 100-TFBGA |
| 包裝： | 托盤 |
| 其它名稱： | AT89C51SND2C7FTUL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁
DS785UM1
7-11
Copyright 2007 Cirrus Logic
Raster Engine With Analog/LCD Integrated Timing and Interface
EP93xx User’s Guide
7
this mode will cause an object to appear and disappear. A drawback to this mode is that it
may cause problems with correctly viewing overlapping objects. Blink Brighter and Blink
Dimmer modes shift the pixel data values by one bit position. For Blink Brighter, the LSB is
dropped, the MSBs are all shifted one bit lower, and the MSB is set to a “1”. For Blink
Dimmer, the LSB is dropped, the MSBs are all shifted one bit lower, and the MSB is set to a
“0“. Blink to Offset is simply adding the value in the BkgrndOffset register to blinking pixels.
The shifting and offsetting can be programmed to be compatible with the selected pixel
organization mode.
Defining blink pixels in 16 bpp and 24 bpp modes also may sacrifice the total number of
colors available. A blinking pixel is defined by the “PattrnMask” and “PattrnMask” registers.
By using the PattrnMask register, either multiple or single bit planes may be used to specify
blinking pixels. This will allow the number of definable blinking pixels to range from all pixel
combinations blinking to only one pixel that blinks. This approach allows the option of
minimizing the number of lost colors by reducing the number of blinking colors. BlinkPattrn is
then used to define the value of the PATTRNMASK bits in the “BlinkPattrn” register that
should blink.
7.4.5 Color Look-Up-Tables
The Raster Engine contains two 256 x 24-bit RAMs that are used as color pixel LUTs to
provide a selection of 256 colors from a palette of 16 million colors. One LUT is inserted in the
video pipeline, while the other is accessible via the AHB. Changing the SWITCH bit in the
“LUTSwCtrl” register toggles which LUT is in the pipe and which is accessible by the AHB.
The LUTs are mapped to memory addresses and are accessible from the AHB one at a time.
During active video display, the LUT switch command is synchronized to the beginning of the
next vertical frame. When the video state machine is disabled the LUT switch occurs almost
immediately. The status of actual switch occurrence can be monitored by reading the SSTAT
bit in the “LUTSwCtrl” register. This bit can be polled, or the frame interrupt can be enabled
and used to time the switching. Each LUT can be used for 4 bpp and 8 bpp modes and is
usually bypassed for 16 bpp and 24 bpp modes. Control for whether or not the LUTs are used
or bypassed altogether in the video pipeline is performed by writing to the appropriate value
to C field (Color field) in the “PixelMode” register.
7.4.6 Color RGB Mux
The color RGB mux is necessary for selecting the appropriate pixel format and routing it to
the appropriate video output stream. The Color RGB mux formats data for the pixel shift logic,
a color DAC interface, or the YCrCb interface. The color RGB mux primary mode of operation
is controlled by the “C” value (color value) in the “PixelMode” register. The primary mode of
operation selects data from the grayscale generator, from the LUT, or from the video pipeline
after the blink logic. When the hardware cursor is enabled by writing CLHEN = ‘1’ in the
“CursorDScanLHYLoc” register or CursorXYLoc.CEN = ‘1’ in the “CursorXYLoc” register,
CursorColor1/2 data values may be injected into the pipeline, or the primary incoming data
may be inverted. The data formatting performed by the color RGB mux also depends on the
“C” value (color value) in the “PixelMode” register. When in 16-bit 555 or 565 data modes,
the pixel data is reformatted to fit into a 24-bit bus. This includes copying the MSBs for the
相關PDF資料 |
PDF描述 |
|---|---|
| AT89C52-24PI | IC MICRO CTRL 24MHZ 40DIP |
| AT89C55WD-24AU | IC 8051 MCU FLASH 20K 44TQFP |
| AT89EB5114-TGSIL | IC 8051 MCU FLASH 4K 20SOIC |
| AT89LP214-20PU | MCU 8051 2K FLASH 20MHZ 14-PDIP |
| AT89LP216-20SU | MCU 8051 2K FLASH 20MHZ 16-SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AT89C51-W | 功能描述:8位微控制器 -MCU Microcontroller RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| AT89C52 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-Bit Microcontroller with 8K Bytes Flash |
| AT89C52_00 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 8K Bytes Flash |
| AT89C52_99 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 8K Bytes Flash |
| AT89C52-12AA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-Bit Microcontroller with 8K Bytes Flash |
發(fā)布緊急采購，3分鐘左右您將得到回復。