- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1903 > AT89C51SND2C-7FTUL (Atmel)IC 8051 MCU FLASH 64K MP3 100BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AT89C51SND2C-7FTUL |
| 廠商： | Atmel |
| 文件頁(yè)數(shù)： | 57/160頁(yè) |
| 文件大小： | 0K |
| 描述： | IC 8051 MCU FLASH 64K MP3 100BGA |
| 標(biāo)準(zhǔn)包裝： | 260 |
| 系列： | 89C |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 40MHz |
| 連通性： | I²C，IDE/ATAPI，MMC，SPI，UART/USART，USB |
| 外圍設(shè)備： | 音頻，I²S，MP3，PCM，POR，WDT |
| 輸入/輸出數(shù)： | 32 |
| 程序存儲(chǔ)器容量： | 64KB（64K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 2.25K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 3.3 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 100-TFBGA |
| 包裝： | 托盤(pán) |
| 其它名稱： | AT89C51SND2C7FTUL |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)當(dāng)前第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)
DS785UM1
7-1
Copyright 2007 Cirrus Logic
Raster Engine With Analog/LCD Integrated Timing and Interface
EP93xx User’s Guide
7
Chapter 7
7Raster Engine With Analog/LCD Integrated
Timing and Interface
7.1 Introduction
Note: This chapter applies only to the EP9307, EP9312, and EP9315 processors. For additional
information regarding the use of t he EP93XX Raster Engine, see the application note,
AN269, “Using the EP93xx’s Raster Engine” at:
The Raster engine is capable of providing data and timing signals for a variety of displays.
The engine has fully programmable video interface timings for progressive, dual scan, and
interlaced displays. This programmable interface also allows the raster engine to generate a
First Line Marker on the VSYNC line required by many low cost passive LCD displays.
Separate DAC interface signals are provided to allow analog RGB signal generation for
analog LCD displays or CRTs. The circuitry is also designed to generate CCIR656 4:2:2
YCrCb digital video output signals for interfacing with an NTSC encoder.
The Raster engine has an 18-bit pixel output bus. The engine also includes support for an 8-
bit parallel display interface for attaching to low-end display modules with integrated
controller and frame buffer. All control register accesses are memory mapped as single word
values and cannot be accessed as 8-bit or 16-bit memory values.
The Raster engine also provides hardware accelerated cursor support. The cursor size is
programmable up to 64 pixels wide by 64 pixels in height, and it can be stored anywhere in
memory as a 2 bpp bitmap image. The Raster Cursor accesses system memory to fetch the
cursor image data that will be automatically blended with the video image.
The Raster Display AHB bus master can be attached directly to SDRAM Port 0 via a side-
band bus or to any SDRAM port connected to the system AHB. If the raster engine is
connected to the system AHB, the selection bits in the VideoAttribs register determine which
of the 4 SDRAM chip selects are used for display buffer access. The choice of which bus to
use should be based on video bandwidth requirements and should be selected before video
services are activated. For systems with low to moderate video bandwidth, the Raster
Display can be attached to SDRAM Port 0 via the side-band bus. This setup allows some
parallelism in bus traffic, but suffers from slow AHB access to external memory. If the video
bandwidth requirements are high, or there is an expectation of low competing traffic, then the
Raster Display should be attached to the AHB and the Arbiter priority should be set to give
the Raster Display highest priority. This attachment gets the best bandwidth available for the
display, but other system performance will suffer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT89C52-24PI | IC MICRO CTRL 24MHZ 40DIP |
| AT89C55WD-24AU | IC 8051 MCU FLASH 20K 44TQFP |
| AT89EB5114-TGSIL | IC 8051 MCU FLASH 4K 20SOIC |
| AT89LP214-20PU | MCU 8051 2K FLASH 20MHZ 14-PDIP |
| AT89LP216-20SU | MCU 8051 2K FLASH 20MHZ 16-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AT89C51-W | 功能描述:8位微控制器 -MCU Microcontroller RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| AT89C52 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-Bit Microcontroller with 8K Bytes Flash |
| AT89C52_00 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 8K Bytes Flash |
| AT89C52_99 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-bit Microcontroller with 8K Bytes Flash |
| AT89C52-12AA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:8-Bit Microcontroller with 8K Bytes Flash |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。