參數(shù)資料
型號： ADUC7021BCPZ62-RL7
廠商： Analog Devices Inc
文件頁數(shù)： 84/92頁
文件大小： 0K
描述： IC MCU 12BIT 1MSPS UART 40-LFCSP
標準包裝： 750
系列： MicroConverter® ADuC7xxx
核心處理器： ARM7
芯體尺寸： 16/32-位
速度： 44MHz
連通性： EBI/EMI，I²C，SPI，UART/USART
外圍設(shè)備： PLA，PWM，PSM，溫度傳感器，WDT
輸入/輸出數(shù)： 13
程序存儲器容量： 64KB（32K x 16）
程序存儲器類型： 閃存
RAM 容量： 2K x 32
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 8x12b，D/A 2x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 125°C
封裝/外殼： 40-VFQFN 裸露焊盤，CSP
包裝： 帶卷 (TR)
ADuC7019/20/21/22/24/25/26/27/28
Rev. B | Page 85 of 92
GROUNDING AND BOARD LAYOUT
RECOMMENDATIONS
As with all high resolution data converters, special attention
must be paid to grounding and PC board layout of the
ADuC7019/20/21/22/24/25/26/27/28-based designs to
achieve optimum performance from the ADCs and DAC.
Although the parts have separate pins for analog and digital
ground (AGND and IOGND), the user must not tie these to
two separate ground planes unless the two ground planes are
connected very close to the part. This is illustrated in the
simplified example shown in Figure 78a. In systems where
digital and analog ground planes are connected together
somewhere else (at the system’s power supply, for example), the
planes cannot be reconnected near the part because a ground
loop would result. In these cases, tie all the ADuC7019/20/21/
22/24/25/26/27/28 AGND and IOGND pins to the analog
ground plane, as illustrated in Figure 78b. In systems with only
one ground plane, ensure that the digital and analog components
are physically separated onto separate halves of the board so
that digital return currents do not flow near analog circuitry
(and vice versa).
The ADuC7019/20/21/22/24/25/26/27/28 can then be placed
between the digital and analog sections, as illustrated in Figure 78c.
04
95
5-
047
a.
PLACE ANALOG
COMPONENTS HERE
PLACE DIGITAL
COMPONENTS HERE
AGND
DGND
b.
PLACE ANALOG
COMPONENTS
HERE
PLACE DIGITAL
COMPONENTS HERE
AGND
DGND
c.
PLACE ANALOG
COMPONENTS HERE
PLACE DIGITAL
COMPONENTS HERE
DGND
Figure 78. System Grounding Schemes
In all of these scenarios, and in more complicated real-life
applications, users should pay particular attention to the flow of
current from the supplies and back to ground. Make sure the
return paths for all currents are as close as possible to the paths
the currents took to reach their destinations.
For example, do not power components on the analog side (as
seen in Figure 78b) with IOVDD because that would force return
currents from IOVDD to flow through AGND. Avoid digital
currents flowing under analog circuitry, which can occur if a
noisy digital chip is placed on the left half of the board (shown
in Figure 78c). If possible, avoid large discontinuities in the
ground plane(s) such as those formed by a long trace on the same
layer, because they force return signals to travel a longer path.
In addition, make all connections to the ground plane directly,
with little or no trace separating the pin from its via to ground.
When connecting fast logic signals (rise/fall time < 5 ns) to any of
the ADuC7019/20/21/22/24/25/26/27/28 digital inputs, add a
series resistor to each relevant line to keep rise and fall times
longer than 5 ns at the part’s input pins. A value of 100 Ω or
200 Ω is usually sufficient enough to prevent high speed signals
from coupling capacitively into the part and affecting the
accuracy of ADC conversions.
CLOCK OSCILLATOR
The clock source for the ADuC7019/20/21/22/24/25/26/27/28 can
be generated by the internal PLL or by an external clock input.
To use the internal PLL, connect a 32.768 kHz parallel resonant
crystal between XCLKI and XCLKO, and connect a capacitor
from each pin to ground as shown in Figure 79. The crystal
allows the PLL to lock correctly to give a frequency of 41.78 MHz.
If no external crystal is present, the internal oscillator is used to
give a typical frequency of 41.78 MHz ± 3%.
04
95
5-
04
8
ADuC7026
TO
INTERNAL
PLL
12pF
45
XCLKI
32.768kHz
12pF
44
XCLKO
Figure 79. External Parallel Resonant Crystal Connections
To use an external source clock input instead of the PLL (see
Figure 80), Bit 1 and Bit 0 of PLLCON must be modified.The
external clock uses P0.7 and XCLK.
04
95
5-
04
9
ADuC7026
TO
FREQUENCY
DIVIDER
XCLKO
XCLKI
XCLK
EXTERNAL
CLOCK
SOURCE
Figure 80. Connecting an External Clock Source
Using an external clock source, the ADuC7019/20/21/22/24/
25/26/27/28’s specified operational clock speed range is 50 kHz
to 44 MHz ± 1%, which ensures correct operation of the analog
peripherals and Flash/EE.
相關(guān)PDF資料
PDF描述
ADUC7023BCPZ62I-R7 IC MCU 12BIT 62KB FLASH 32LFCSP
ADUC7024BCPZ62 IC MCU FLSH 62K ANLG I/O 64LFCSP
ADUC7032BSTZ-88 IC MCU 96K FLASH DUAL 48LQFP
ADUC7032BSTZ-8V-RL IC BATTERY SENSOR PREC 48-LQFP
ADUC7034BCPZ IC MCU FLASH 32K ANLG IO 48LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7022 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
ADUC7022ACP32 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays
ADUC7022ACPZ32 制造商:Analog Devices 功能描述:MCU 32BIT RISC 32KB FLASH 3.3V 40LFCSP EP - Trays
ADUC7022BCP32 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays
ADUC7022BCP62 制造商:Analog Devices 功能描述:FLASH ARM7+10-CH,12-B ADC IC - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*