- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371670 > 83C795 (SMSC Corporation) Ethernet System Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | 83C795 |
| 廠商： | SMSC Corporation |
| 英文描述： | Ethernet System Controller |
| 中文描述： | 以太網(wǎng)系統(tǒng)控制器 |
| 文件頁(yè)數(shù)： | 89/136頁(yè) |
| 文件大?。?/td> | 1996K |
| 代理商： | 83C795 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)當(dāng)前第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)
7.6
TRANSMITTER SECTION
7.6.1
The transmitter section generates serial stream of
NRZ data. It produces preamble and the SFD field
at the beginning of a frame, then data is shifted from
the FIFO serially followed by the CRC field. The
transmitter checks for collisions and retransmits the
frames if necessary, it counts interframe gap and
implements random backoff algorithm. It maintains
the transmit statistics and generates status
information on each attempted transmission.
Selection of optional operating modes of the
Transmitter section is done primarily by
programming the Transmit Configuration register.
Basic Function
7.6.2
At the beginning of each frame, the transmitter
generates 56 bits of preamble (an alternating ’1010’
pattern). Immediately after this, it generates a Start
Frame Delimiter sequence which is ’10101011.’
Preamble Generator
7.6.3
The Transmit Serializer converts 8 bits of parallel
data from the FIFO into serial transmit NRZ data.
Data is shifted out least-significant-bit (LSB) first.
Serial data is clocked onto an internal signal (TXD)
by the rising edge of the transmit clock. This signal
passes to the Manchester Encoder which encodes
it and drives the selected serial interface. When the
encoder is being bypassed, the serial data drives
the XTXD pin directly.
Transmit Serializer
7.6.4
The transmitter calculates the CRC serially and
appends it to each frame. CRC is clocked out
most-significant-bit (MSB) first. The transmitter can
be configured to exclude attachment of the
computed CRC by setting the CRCN option bit in
the
Transmit
C onfiguration
(TCON.CRCN). This is useful for some bridging
applications in which the original checksum must
remain attached to the packet until the final
destination.
CRC Generator
R egister
7.6.5
Transmit Protocol FSM controls transmission of
frames, defers to active carriers and collisions,
monitors collision conditions, and initiates both
backoff and re-transmission when needed.
Transmit Protocol FSM
7.6.5.1
Deference is initiated when both XCRS and XCOL
have terminated at the end of a frame.
Interframe Gap and Deference
The transmitter deference logic initiates a 2-part
timer at the end of network activity. While this timer
is running, no frame transmission will be initiated.
The first part of the timer (interFrame SpacingPart1)
is used to observe the network for transmission
activity by other stations. If this station is
transmitting, carrier is sensed, or collision is
detected during this part of the timer, the timer will
be reset to zero and held there until the termination
of line activity. When the first part of the timer
elapses, line activity is no longer observed and the
timer runs to completion.
If any frame is queued up for transmission at the
moment of timer expiration, transmission will be
initiated regardless of line activity.
The combination of interFrame SpacingPart1 and
interFrame S pacingPart2 makes up the
Inter-Frame Gap (IFG) as defined by the 802.3
specification. The interFrame SpacingPart1 is 6.0
μ
sec and interFrame SpacingPart2 is 3.6
μ
sec.
7.6.5.2
When collision is detected by the transmitter
section during the first slot time of an active
transmission, the transmission does not terminate
immediately. Instead, the preamble is allowed to
finish and the jam sequence is transmitted. The jam
sequence consists of 32 bits of logic ’1’s. If collision
is detected after the slot time is passed, the 83C795
will abort the transmission with jam and without
retry and ’Out of Window Collision’ bit is set in the
transmission status register.
Collision Handling Logic
83C795
LAN CONTROLLER OVERVIEW
76
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 84063 | The Constituents of Semiconductor Components |
| 8406601QA | CMOS Programmable Peripheral Interface |
| 8406601XA | CMOS Programmable Peripheral Interface |
| 8406602XA | CMOS Programmable Peripheral Interface |
| 8406602QA | CMOS Programmable Peripheral Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 83C800-009 | 制造商:DRS 功能描述: |
| 83C825EQFP | 制造商:SMSC 功能描述: |
| 83C845 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Microcontrollers for TV and video MTV |
| 83C851 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CMOS single-chip 8-bit microcontroller with on-chip EEPROM |
| 83C852DIE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。