- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368958 > 28F640J5 Dual-Slot, PCMCIA Analog Power Controller PDF資料下載
參數(shù)資料
| 型號： | 28F640J5 |
| 英文描述： | Dual-Slot, PCMCIA Analog Power Controller |
| 中文描述： | 28F640J5 -英特爾StrataFlash內(nèi)存技術(shù)，32和64兆比特 |
| 文件頁數(shù)： | 30/53頁 |
| 文件大?。?/td> | 306K |
| 代理商： | 28F640J5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
INTEL
StrataFlash MEMORY TECHNOLOGY, 32 AND 64 MBIT
E
A successful set block lock-bit operation requires
that the master lock-bit be zero or, if the master
lock-bit is set, that RP# = V
HH
. If it is attempted with
the master lock-bit set and RP# = V
IH
, SR.1 and
SR.4 will be set to
“1” and the operation will fail. Set
block lock-bit operations while V
IH
< RP# < V
HH
produce spurious results and should not be
attempted. A successful set master lock-bit
operation requires that RP# = V
HH
. If it is attempted
with RP# = V
IH
, SR.1 and SR.4 will be set to “1”
and the operation will fail. Set master lock-bit
operations with V
IH
< RP# < V
HH
produce spurious
results and should not be attempted.
30
PRELIMINARY
4.12
Clear Block Lock-Bits
Command
All set block lock-bits are cleared in parallel via the
Clear Block Lock-Bits command. With the master
lock-bit not set, block lock-bits can be cleared using
only the Clear Block Lock-Bits command. If the
master lock-bit is set, clearing block lock-bits
requires both the Clear Block Lock-Bits command
and V
HH
on the RP# pin. This command is invalid
while the WSM is running or the device is
suspended. See Table 14 for a summary of
hardware and software write protection options.
Clear block lock-bits command is executed by a
two-cycle sequence. A clear block lock-bits setup is
first written. The device automatically outputs status
register data when read (see Figure 12). The CPU
can detect completion of the clear block lock-bits
event by analyzing the STS pin output or status
register bit SR.7.
When the operation is complete, status register bit
SR.5 should be checked. If a clear block lock-bit
error is detected, the status register should be
cleared. The CUI will remain in read status register
mode until another command is issued.
This two-step sequence of set-up followed by
execution ensures that block lock-bits are not
accidentally cleared. An invalid Clear Block
Lock-Bits command sequence will result in status
register bits SR.4 and SR.5 being set to “1.” Also, a
reliable clear block lock-bits operation can only
occur when V
CC
and V
PEN
are valid. If a clear block
lock-bits operation is attempted while V
PEN
≤
V
PENLK
, SR.3 and SR.5 will be set to “1.” A
successful clear block lock-bits operation requires
that the master lock-bit is not set or, if the master
lock-bit is set, that RP# = V
HH
. If it is attempted with
the master lock-bit set and RP# = V
IH
, SR.1 and
SR.5 will be set to “1” and the operation will fail. A
clear block lock-bits operation with V
IH
< RP# < V
HH
produce spurious results and should not be
attempted.
If a clear block lock-bits operation is aborted due to
V
PEN
or V
CC
transitioning out of valid range or RP#
active transition, block lock-bit values are left in an
undetermined state. A repeat of clear block lock-
bits is required to initialize block lock-bit contents to
known values. Once the master lock-bit is set, it
cannot be cleared.
Table 14. Write Protection Alternatives
Operation
Block Erase or
Program
Master
Lock-Bit
Block
Lock-Bit
0
1
RP#
Effect
V
IH
or V
HH
Block Erase and Program Enabled
V
IH
Block is Locked. Block Erase and Program Disabled
V
HH
Block Lock-Bit Override. Block Erase and Program
Enabled
V
IH
or V
HH
Set or Clear Block Lock-Bit Enabled
V
IH
Master Lock-Bit Is Set. Set or Clear Block Lock-Bit
Disabled
V
HH
Master Lock-Bit Override. Set or Clear Block Lock-Bit
Enabled
V
IH
Set Master Lock-Bit Disabled
V
HH
Set Master Lock-Bit Enabled
X
Set or Clear Block
Lock-Bit
0
1
X
X
Set Master
Lock-Bit
X
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28LV010RT2DB20 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
| 28LV010 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
| 28LV010RPDB20 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
| 28LV010RPDB25 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
| 28LV010RPDE20 | 3.3V 1 Megabit (128K x 8-Bit) EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F640L18 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:StrataFlash Wireless Memory |
| 28F640L30 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel StrataFlash㈢ Wireless Memory with 3.0-Volt I/O (L30) |
| 28F640P3 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory |
| 28F640W30 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1.8 Volt Intel Wireless Flash Memory with 3 Volt I/O and SRAM (W30) |
| 28F650 | 制造商:Cinch Connectors 功能描述:1 Lug Terminal Strip |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。