
XRT86VL30
108
REV. 1.0.1
SINGLE T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
2
FMD
RUR/
WC
0
Frame Mimic Detection Interrupt Status
This Reset-Upon-Read bit field indicates whether or not the “Frame Mimic
Detection” interrupt has occurred since the last read of this register.
If this interrupt is enabled, then the Receive T1 Framer block will
generate an interrupt whenever the Receive T1 Framer block detects the
presence of Frame Mimic bits (i.e., the Payload bits have appeared to
mimic the Framing Bit pattern within the incoming T1 data stream).
0 = Indicates that the “Frame Mimic Detection” interrupt has not occurred
since the last read of this register.
1 = Indicates that the “Frame Mimic Detection” interrupt has occurred
since the last read of this register.
1
SE
RUR/
WC
0
Synchronization Bit Error (CRC-6) Interrupt Status
This Reset-Upon-Read bit field indicates whether or not the “CRC-6 Error”
interrupt has occurred since the last read of this register.
If this interrupt is enabled, then the Receive T1 Framer block will
generate an interrupt whenever the Receive T1 Framer block detects a
CRC-6 Error within the incoming T1 multiframe.
0 = Indicates that the “CRC-6 Error” interrupt has not occurred since the
last read of this register.
1 = Indicates that the “CRC-6 Error” interrupt has occurred since the last
read of this register.
0
FE
RUR/
WC
0
Framing Error Interrupt Status
This Reset-Upon-Read bit field indicates whether or not a “Framing Error”
interrupt has occurred since the last read of this register.
If this interrupt is enabled, then the Receive T1 Framer block will
generate an interrupt whenever the Receive T1 Framer block detects one
or more Framing Alignment Bit Error within the incoming T1 data stream.
0 = Indicates that the “Framing Error” interrupt has not occurred since the
last read of this register.
1 = Indicates that the “Framing Error” interrupt has occurred since the last
read of this register.
NOTE: This bit doesn't not necessarily indicate that synchronization has
been lost.
TABLE 98: FRAMER INTERRUPT STATUS REGISTER (FISR)
HEX ADDRESS: 0X0B04
BIT
FUNCTION
TYPE
DEFAULT
DESCRIPTION-OPERATION