參數(shù)資料
型號: XRT72L71IQ
廠商: Exar Corporation
文件頁數(shù): 22/102頁
文件大?。?/td> 0K
描述: IC FRAMER DS3 ATM UNI 160PQFP
產(chǎn)品變化通告: XRT72Lx Series Obsolescence 02/May/2012
標(biāo)準(zhǔn)包裝: 24
控制器類型: DS3 ATM UNI,透明通道調(diào)幀器
電源電壓: 3.3V
電流 - 電源: 120mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 160-BQFP
供應(yīng)商設(shè)備封裝: 160-PQFP(28x28)
包裝: 托盤
XRT72L71
á
DS3 ATM UNI/CLEAR CHANNEL FRAMER
REV. 1.1.0
22
156
TxGFCClk
O
Transmit GFC Nibble Field Serial Input Port Clock: This signal, along with
TxGFC, and TxGFCMSB combine to function as the “Transmit GFC Nibble-
field” serial input port. The “Transmit GFC Nibble-field” serial input port uses
this output clock signal to sample the values applied to the TxGFC pin, on its
rising edge. This pin will provide four rising edges for each cell being transmit-
ted.
NOTE: This output pin is only active whenever the XRT72L71 has been con-
figured to operate in the “ATM UNI” Mode.
157
ALE_AS
I
Address Latch Enable/Address Strobe: This input is used to latch the
address (present at the Microprocessor Interface Address Bus, A[8:0]) into the
UNI Microprocessor Interface circuitry and to indicate the start of a READ/
WRITE cycle. This input is active-"High" in the Intel Mode (MOTO = “Low”)
and active-”Low” in the Motorola Mode (MOTO = “High”).
158
TxGFC
I
Transmit GFC Nibble-Field Serial Input Port: This signal, along with TxG-
FCClk and TxGFCMSB combine to function as the “Transmit GFC Nibble-
field” serial input port. The user will specify the value of the GFC field, within a
given ATM cell, by serial transmitting its four bit value into this input. Each of
these four bits will be clocked into the UNI via rising edge of the TxGFCClk
clock output signal.
NOTE: The user should tie this input pin to “GND” whenever the XRT72L71
has been configured to operate in the “Clear-Channel-Framer” Mode.
159
GND
***
Ground Signal Pin
160
RDY_DTCK
O
READY or DTACK: This active-”Low” output pin will function as the READY
output, when the microprocessor interface is running in the “Intel” Mode; and
will function as the DTACK output, when the microprocessor interface is running
in the “Motorola” Mode.
“Intel” Mode—READY Output. When the UNI negates this output pin (e.g.,
toggles it “Low”), it indicates (to the
P) that the current READ or WRITE
cycle is to be extended until this signal is asserted (e.g., toggled “High”).
“Motorola” Mode:—DTACK (Data Transfer Acknowledge) Output. The
UNI Framer will assert this pin in order to inform the local microprocessor that
the present READ or WRITE cycle is nearly complete. If the UNI Framer
requires that the current READ or WRITE cycle be extended, then the UNI will
delay its assertion of this signal. The 68000 family of
Ps requires this signal
from its peripheral devices, in order to quickly and properly complete a READ
or WRITE cycle.
PIN DESCRIPTION (CONTINUED)
PIN NO.
SYMBOL
TYPE
DESCRIPTION
相關(guān)PDF資料
PDF描述
XRT73L02MIV-F IC LIU E3/DS3/STS-1 2CH 100TQFP
XRT73L03BIV-F IC LIU E3/DS3/STS-1 3CH 120LQFP
XRT73L04BIV-F IC LIU E3/DS3/STS-1 4CH 144LQFP
XRT73L06IB-F IC LIU E3/DS3/STS-1 6CH 217BGA
XRT73LC00AIV-F IC LIU STS1/DS3/E3 SGL 44TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT72L71IQ-F 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Single CH DS3 UNI (3.3V) RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
XRT72L73IB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
XRT72L74IB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
XRT7300 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT
XRT7300ES 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray