- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1976 > XRT72L71IQ (Exar Corporation)IC FRAMER DS3 ATM UNI 160PQFP PDF資料下載
參數(shù)資料
| 型號： | XRT72L71IQ |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 21/102頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FRAMER DS3 ATM UNI 160PQFP |
| 產(chǎn)品變化通告： | XRT72Lx Series Obsolescence 02/May/2012 |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 控制器類型： | DS3 ATM UNI，透明通道調(diào)幀器 |
| 電源電壓： | 3.3V |
| 電流 - 電源： | 120mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 160-BQFP |
| 供應(yīng)商設(shè)備封裝： | 160-PQFP（28x28） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
á
XRT72L71
DS3 ATM UNI/CLEAR CHANNEL FRAMER
REV. 1.1.0
21
146
TxUAddr4
I
Transmit UTOPIA Address Bus—MSB Input: This input pin, along with
TxUAddr3 through TxUAddr0 comprise the Transmit UTOPIA Address Bus
input pins. The Transmit UTOPIA Address Bus is only in use when the UNI is
operating in the M-PHY mode. When the ATM Layer processor wishes to write
data to a particular UNI device, it will provide the address of the “intended
UNI” on the Transmit UTOPIA Address Bus. The contents of the Transmit
UTOPIA Address Bus input pins are sampled on the rising edge of TxUClk.
The DS3 UNI will compare the data on the Transmit UTOPIA Address Bus with
the pre-programmed contents of the TxUT Address Register (Address = 70h).
If these two values are identical and the TxUEN pin is asserted, then the TxU-
Clav pin will be driven to the appropriate state (based upon the TxFIFO fill
level) for the Cell Level handshake mode of operation.
NOTE: The user should tie this input pin to “GND” whenever the XRT72L71
has been configured to operate in either the “Clear-Channel-Framer” Mode or
in the “Single-PHY” Mode.
147
TxUAddr0
I
Transmit UTOPIA Address Bus Input—LSB: (See Description for TxUAddr4
pin 146).
NOTE: The user should tie this input pin to “GND” whenever the XRT72L71
has been configured to operate in either the “Clear-Channel-Framer” Mode or
in the “Single-PHY” Mode.
148
149
150
TxUAddr3
TxUAddr1
TxUAddr2
I
Transmit UTOPIA Address Bus Input:
Please see description for TxUAddr4, pin 146.
NOTE: The user should tie this input pin to “GND” whenever the XRT72L71
has been configured to operate in either the “Clear-Channel-Framer” Mode or
in the “Single-PHY” Mode.
151
TxUClk
I
Transmit UTOPIA Interface Clock: The Transmit UTOPIA Interface clock is
used to latch the data on the Transmit UTOPIA Data bus, into the Transmit
UTOPIA Interface block. This clock signal is also used as the timing source for
circuitry used to process the ATM cell data into and through the TxFIFO.
During Multi-PHY operation, the data on the Transmit UTOPIA Address bus
pins is sampled on the rising edge of TxUClk.
NOTE: The user should tie this input pin to “GND” whenever the XRT72L71
has been configured to operate in the “Clear-Channel-Framer” Mode.
152
GND
***
Ground Signal Pin
153
TestMode
***
Factory Test Mode Pin
NOTE: The user should tie this pin to ground.
154
TxGFCMSB
O
Transmit GFC Nibble-Field Serial Input Port—MSB Indicator: This signal,
along with TxGFC and TxGFCClk combine to function as the “Transmit GFC
Nibble Field” serial input port. This output signal will pulse “High” when the
MSB (most significant bit) of the GFC Nibble (for a given cell) is expected at
the TxGFC input pin.
NOTE: This output pin is only active whenever the XRT72L71 has been con-
figured to operate in the “ATM UNI” Mode.
155
Reset
I
Reset Input: When this active-”Low” signal is asserted, the UNI Framer will
be asynchronously reset. Additionally, all outputs will be “tri-stated”, and all
on-chip registers will be reset to their default values.
PIN DESCRIPTION (CONTINUED)
PIN NO.
SYMBOL
TYPE
DESCRIPTION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XRT73L02MIV-F | IC LIU E3/DS3/STS-1 2CH 100TQFP |
| XRT73L03BIV-F | IC LIU E3/DS3/STS-1 3CH 120LQFP |
| XRT73L04BIV-F | IC LIU E3/DS3/STS-1 4CH 144LQFP |
| XRT73L06IB-F | IC LIU E3/DS3/STS-1 6CH 217BGA |
| XRT73LC00AIV-F | IC LIU STS1/DS3/E3 SGL 44TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XRT72L71IQ-F | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Single CH DS3 UNI (3.3V) RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| XRT72L73IB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XRT72L74IB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XRT7300 | 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT7300ES | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。