- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385017 > TSB41BA3AIGGM (Texas Instruments, Inc.) IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER PDF資料下載
參數(shù)資料
| 型號(hào)： | TSB41BA3AIGGM |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER |
| 中文描述： | 的IEEE 1394b三端口電纜收發(fā)器/仲裁者 |
| 文件頁數(shù)： | 9/66頁 |
| 文件大?。?/td> | 895K |
| 代理商： | TSB41BA3AIGGM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
SLLS618B JUNE 2004 REVISED AUGUST 2004
9
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions
TERMINAL
NAME
TYPE
PFP
NO.
GGM
NO.
I/O
DESCRIPTION
AGND
Supply
21, 40, 43,
50, 61, 62
J9, A10,
B8, D6,
C2, C3
Analog circuit ground terminals. These terminals must be tied together to the
low-impedance circuit board ground plane.
AVDD
Supply
24, 39, 44,
51, 57, 63
H10, C9,
C8, E6,
B3, C1
Analog circuit power terminals. A combination of high-frequency decoupling
capacitors near each terminal are suggested, such as paralleled 0.1
μ
F and
0.001
μ
F. Lower frequency 10-
μ
F filtering capacitors are also recommended.
These supply terminals are separated from the PLLVDD-CORE, PLLVDD-3.3,
DVDD-CORE, and DVDD-3.3 terminals internal to the device to provide noise
isolation. The PLLVDD-3.3, AVDD, and DVDD-3.3 terminals must be tied together
with a low dc impedance connection on the circuit board.
BMODE
CMOS
74
G1
I
Beta-mode input. This terminal determines the PHY-link interface connection
protocol. When logic high (asserted), the PHY-link interface complies with the
1394b-2002 B PHY-link interface. When logic low (deasserted), the PHY-link
interface complies with the legacy 1394a-2000 standard. When using an LLC such
as the 1394b-2002 TSB82AA2, this terminal must be pulled high. When using an
LLC such as the 1394a-2000 TSB12LV26, this terminal must be tied low.
NOTE: The PHY-link interface cannot be changed between the different protocols
during operation.
CPS
CMOS
34
E8
I
Cable power status input. This terminal is normally connected to cable power
through a 400-k
resistor. This circuit drives an internal comparator that detects the
presence of cable power. This transition from cable power sensed to cable power
not sensed may be used to generate an interrupt to the LLC.
CTL0
CTL1
CMOS
9
10
K5
J5
I/O
Control I/Os. These bidirectional signals control communication between the
TSB41BA3A and the LLC. Bus holders are built into these terminals.
D0D7
CMOS
11, 12, 13,
15, 16, 17,
19, 20
K6, J6,
H6, K7,
J7, K8, K9,
K10
I/O
Data I/Os. These are bidirectional data signals between the TSB82BA3 and the
LLC. Bus holders are built into these terminals.
If power management control (PMC) is selected using LCLK_PMC, then some of
these terminals may be used for PMC. See the LCLK_PMC terminal description for
more information.
DGND
Supply
4, 14, 38,
64, 72, 76
H3, G7,
C10, D2,
F1, G3
Digital circuit ground terminals. These terminals must be tied together to the
low-impedance circuit board ground plane.
DVDD-CORE
Supply
8, 37, 65,
71
H4, D8,
D1, E5
Digital core circuit power terminals. A combination of high-frequency decoupling
capacitors near each terminal are suggested, such as paralleled 0.1
μ
F and
0.001
μ
F. An additional 1-
μ
F capacitor is required for voltage regulation. These
supply terminals are separated from the DVDD-3.3, PLLVDD-CORE, PLLVDD-3.3,
and AVDD terminals internal to the device to provide noise isolation.
DVDD-3.3
Supply
6, 18, 69,
70
J4, J8, E3,
E4
Digital 3.3-V circuit power terminals. A combination of high-frequency decoupling
capacitors near each terminal are suggested, such as paralleled 0.1
μ
F and
0.001
μ
F. Lower frequency 10-
μ
F filtering capacitors are also recommended. The
DVDD-3.3 terminals must be tied together at a low-impedance point on the circuit
board. These supply terminals are separated from the PLLVDD-CORE,
PLLVDD-3.3, DVDD-CORE, and AVDD terminals internal to the device to provide
noise isolation. The PLLVDD-3.3, AVDD, and DVDD-3.3 terminals must be tied
together with a low dc impedance connection on the circuit board.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSC2100IDAR | PROGRAMMABLE TOUCH SCREEN CONTROLLER WITH INTEGRATED STEREO AUDIO CODEC AND HEADPHONE/SPEAKER AMPLIFIER |
| TSC2300IPAGR | PROGRAMMABLE TOUCH SCREEN CONTROLLER WITH AUDIO CODEC |
| TSC2301IGQZ | PROGRAMMABLE TOUCH SCREEN CONTROLLER WITH STEREO AUDIO CODEC |
| TSC2301PAG | SIGN, EYE PROTECTION MUST BE WORN; RoHS Compliant: NA |
| TSC2301PAGR | PROGRAMMABLE TOUCH SCREEN CONTROLLER WITH STEREO AUDIO CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB41BA3AIPFP | 功能描述:緩沖器和線路驅(qū)動(dòng)器 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| TSB41BA3APFP | 功能描述:緩沖器和線路驅(qū)動(dòng)器 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| TSB41BA3APFPG4 | 功能描述:1394 接口集成電路 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB41BA3ATPFPEP | 功能描述:緩沖器和線路驅(qū)動(dòng)器 Mil Enh 3-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| TSB41BA3B | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。