- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385017 > TSB41BA3AIGGM (Texas Instruments, Inc.) IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER PDF資料下載
參數(shù)資料
| 型號(hào)： | TSB41BA3AIGGM |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER |
| 中文描述： | 的IEEE 1394b三端口電纜收發(fā)器/仲裁者 |
| 文件頁數(shù)： | 21/66頁 |
| 文件大?。?/td> | 895K |
| 代理商： | TSB41BA3AIGGM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
SLLS618B JUNE 2004 REVISED AUGUST 2004
21
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
Table 2. Base Register Configuration
Address
BIT POSITION
3
0
1
2
4
5
6
7
0000
Physical ID
R
CPS
0001
RHB
IBR
Gap_Count
0010
Extended (111b)
Num_Ports (0011b)
0011
PHY_Speed (111b)
SREN
Delay (0000b)
0100
LCtrl
C
Jitter (000b)
Pwr_Class
0101
WDIE
ISBR
CTOI
CPSI
STOI
PEI
EAA
EMC
0110
Max Legacy SPD
BLINK
Bridge
Rsvd
0111
Page_Select
Rsvd
Port_Select
Table 3. Base Register Field Descriptions
FIELD
SIZE
TYPE
DESCRIPTION
Physical ID
6
Rd
This field contains the physical address ID of this node determined during self-ID. The physical-ID is invalid after
a bus reset until the self-ID has completed as indicated by an unsolicited register 0 status transfer from the PHY
to the LLC.
R
1
Rd
Root. This bit indicates that this node is the root node. The R bit is reset to 0 by bus reset, and is set to 1 during
tree-ID if this node becomes root.
CPS
1
Rd
Cable-power-status. This bit indicates the state of the CPS input terminal. The CPS terminal is normally tied to
serial bus cable power through a 400-k
resistor. A 0 in this bit indicates that the cable power voltage has
dropped below its threshold for ensured reliable operation.
RHB
1
Rd/Wr
Root-holdoff bit. This bit instructs the PHY to attempt to become root after the next bus reset. The RHB bit is reset
to 0 by a hardware reset, and is unaffected by a bus reset. If two nodes on a single bus have their root holdoff bit
set, then the result is not defined. To prevent two nodes from having their root-holdoff bit set, this bit must only be
written using a PHY configuration packet.
Initiate bus reset. This bit instructs the PHY to initiate a long (166
μ
s) bus reset at the next opportunity. Any
receive or transmit operation in progress when this bit is set completes before the bus reset is initiated. The IBR
bit is reset to 0 after a hardware reset or a bus reset. Care must be exercised when writing to this bit to not change
the other bits in this register. It is recommended that whenever possible a bus reset be initiated using the ISBR bit
and not the IBR bit.
IBR
1
Rd/Wr
Gap_Count
6
Rd/Wr
Arbitration gap count. This value sets the subaction (fair) gap, arb-reset gap, and arb-delay times. The gap count
can be set either by a write to the register, or by reception or transmission of a PHY_CONFIG packet. The gap
count is reset to 3Fh by hardware reset or after two consecutive bus resets without an intervening write to the gap
count register (either by a write to the PHY register or by a PHY_CONFIG packet).
It is strongly recommended
that this field only be changed using PHY configuration packets.
Extended register definition. For the TSB41BA3A, this field is 111b, indicating that the extended register set is
implemented.
Extended
3
Rd
Num_Ports
4
Rd
Number of ports. This field indicates the number of ports implemented in the PHY. For the TSB41BA3A this field
is 3.
PHY_Speed
3
Rd
PHY speed capability. This field is no longer used. For the TSB41BA3A PHY this field is 111b. Speeds for 1394b
PHYs must be checked on a port-by-port basis.
SREN
1
Rd/Wr
Standby/restore enable. This bit when set to 1 enables the port to go into the standby reduced power state when
commanded by a Standby PHY command packet. This enable works for all ports of the local device. Note the
1394b standard only allows leaf (one port connected) nodes to be placed into standby mode.
Delay
4
Rd
PHY repeater data delay. This field indicates the worst case repeater data delay of the PHY, expressed as
144+(delay
×
20) ns. For the TSB41BA3A this field is 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSC2100IDAR | PROGRAMMABLE TOUCH SCREEN CONTROLLER WITH INTEGRATED STEREO AUDIO CODEC AND HEADPHONE/SPEAKER AMPLIFIER |
| TSC2300IPAGR | PROGRAMMABLE TOUCH SCREEN CONTROLLER WITH AUDIO CODEC |
| TSC2301IGQZ | PROGRAMMABLE TOUCH SCREEN CONTROLLER WITH STEREO AUDIO CODEC |
| TSC2301PAG | SIGN, EYE PROTECTION MUST BE WORN; RoHS Compliant: NA |
| TSC2301PAGR | PROGRAMMABLE TOUCH SCREEN CONTROLLER WITH STEREO AUDIO CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB41BA3AIPFP | 功能描述:緩沖器和線路驅(qū)動(dòng)器 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| TSB41BA3APFP | 功能描述:緩沖器和線路驅(qū)動(dòng)器 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| TSB41BA3APFPG4 | 功能描述:1394 接口集成電路 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB41BA3ATPFPEP | 功能描述:緩沖器和線路驅(qū)動(dòng)器 Mil Enh 3-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel |
| TSB41BA3B | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。