參數(shù)資料
型號： TSB41BA3AIGGM
廠商： Texas Instruments, Inc.
英文描述： IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
中文描述： 的IEEE 1394b三端口電纜收發(fā)器/仲裁者
文件頁數(shù)： 55/66頁
文件大?。?/td> 895K
代理商： TSB41BA3AIGGM
SLLS618B JUNE 2004 REVISED AUGUST 2004
55
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION (1394B INTERFACE)
status transfer
A status transfer is initiated by the PHY when there is status information to be transferred to the LLC. Two types
of status transfers may occur: bus status transfer and PHY status transfer. Bus status transfers send the
following status information: bus reset indications, subaction and arbitration reset gap indications, cycle start
indications, and PHY interface reset indications. PHY status transfers send the following information: PHY
interrupt indications, unsolicited and solicited PHY register data, bus initialization indications, and PHY-link
interface error indications. The PHY uses a different mechanism to send the bus status transfer and the PHY
status transfer.
Bus status transfers use the CTL0CTL1 and D0D7 terminals to transfer status information. Bus status
transfers can occur during idle periods on the PHY-link interface or during packet reception. When the status
transfer occurs, a single PCLK cycle of status information is sent to the LLC. The information is sent such that
each individual Dn terminal conveys a different bus status transfer event. During any bus status transfer, only
one status bit is set. If the PHY-link interface is inactive, then the status information is not sent. When a bus reset
on the serial bus occurs, the PHY sends a bus reset indication (via the CTLn and Dn terminals), cancels all
packet transfer requests, sets asynchronous and isochronous phases to even, forwards self-ID packets to the
link, and sends an unsolicited PHY register 0 status transfer (via the PINT terminal) to the LLC. In the case of a
PHY interface reset operation, the PHY-link interface is reset on the following PCLK cycle.
Table 33 shows the definition of the bits during the bus status transfer and Figure 24 shows the timing.
Table 33. Status Bits
STATUS BIT
DESCRIPTION
D0
Bus reset
D1
Arbitration reset gap—Odd
D2
Arbitration reset gap—Even
D3
Cycle start—Odd
D4
Cycle start—Even
D5
Subaction gap
D6
PHY interface reset
D7
Reserved
D[0:7]
XX
ST
XX
CTL[0:1]
XX
01
XX
Status Bits
Figure 24. Bus Status Transfer Timing
相關PDF資料
PDF描述
TSC2100IDAR PROGRAMMABLE TOUCH SCREEN CONTROLLER WITH INTEGRATED STEREO AUDIO CODEC AND HEADPHONE/SPEAKER AMPLIFIER
TSC2300IPAGR PROGRAMMABLE TOUCH SCREEN CONTROLLER WITH AUDIO CODEC
TSC2301IGQZ PROGRAMMABLE TOUCH SCREEN CONTROLLER WITH STEREO AUDIO CODEC
TSC2301PAG SIGN, EYE PROTECTION MUST BE WORN; RoHS Compliant: NA
TSC2301PAGR PROGRAMMABLE TOUCH SCREEN CONTROLLER WITH STEREO AUDIO CODEC
相關代理商/技術參數(shù)
參數(shù)描述
TSB41BA3AIPFP 功能描述:緩沖器和線路驅(qū)動器 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41BA3APFP 功能描述:緩沖器和線路驅(qū)動器 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41BA3APFPG4 功能描述:1394 接口集成電路 Three-Port Cable Xcvr/Arbiter RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB41BA3ATPFPEP 功能描述:緩沖器和線路驅(qū)動器 Mil Enh 3-Port Cable Xcvr/Arbiter RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
TSB41BA3B 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*