- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382641 > TMS320SP5410AGGU12 (Texas Instruments, Inc.) Fixed-Point Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | TMS320SP5410AGGU12 |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Fixed-Point Digital Signal Processor |
| 中文描述： | 定點(diǎn)數(shù)字信號處理器 |
| 文件頁數(shù)： | 23/100頁 |
| 文件大小： | 913K |
| 代理商： | TMS320SP5410AGGU12 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁
www.ti.com
3.2.1
Software-Programmable Wait-State Generator
TMS320VC5410A
Fixed-Point Digital Signal Processor
SPRS139G–NOVEMBER 2000–REVISED JANUARY 2005
The software wait-state generator of the 5410A can extend external bus cycles by up to fourteen machine
cycles. Devices that require more than fourteen wait states can be interfaced using the hardware READY
line. When all external accesses are configured for zero wait states, the internal clocks to the wait-state
generator are automatically disabled. Disabling the wait-state generator clocks reduces the power
consumption of the 5410A.
The software wait-state register (SWWSR) controls the operation of the wait-state generator. The 14 LSBs
of the SWWSR specify the number of wait states (0 to 7) to be inserted for external memory accesses to
five separate address ranges. This allows a different number of wait states for each of the five address
ranges. Additionally, the software wait-state multiplier (SWSM) bit of the software wait-state control
register (SWCR) defines a multiplication factor of 1 or 2 for the number of wait states. At reset, the
wait-state generator is initialized to provide seven wait states on all external memory accesses. The
SWWSR bit fields are shown in Figure 3-5 and described in Table 3-3.
15
XPA
14
12
11
9
8
I/O
DATA
DATA
R/W-0
R/W-111
R/W-111
7
6
5
3
2
0
DATA
PROGRAM
PROGRAM
R/W-111
R/W-111
R/W-111
LEGEND: R = Read, W = Write, n = value at reset
Figure 3-5. Software Wait-State Register (SWWSR) [Memory-Mapped Register (MMR) Address
0028h]
Table 3-3. Software Wait-State Register (SWWSR) Field Descriptions
BIT
FIELD
VALUE
DESCRIPTION
Extended program address control bit. XPA is used in conjunction with the program space fields (bits 0
through 5) to select the address range for program space wait states.
I/O space. The field value (0-7) corresponds to the base number of wait states for I/O space accesses
within addresses 0000-FFFFh. The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for
the base number of wait states.
Upper data space. The field value (0-7) corresponds to the base number of wait states for external
data space accesses within addresses 8000-FFFFh. The SWSM bit of the SWCR defines a
multiplication factor of 1 or 2 for the base number of wait states.
Lower data space. The field value (0-7) corresponds to the base number of wait states for external
data space accesses within addresses 0000-7FFFh. The SWSM bit of the SWCR defines a
multiplication factor of 1 or 2 for the base number of wait states.
Upper program space. The field value (0-7) corresponds to the base number of wait states for external
program space accesses within the following addresses:
XPA = 0: xx8000 - xxFFFFh
XPA = 1: 400000h - 7FFFFFh
The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.
Program space. The field value (0-7) corresponds to the base number of wait states for external
program space accesses within the following addresses:
XPA = 0: xx0000 - xx7FFFh
XPA = 1: 000000 - 3FFFFFh
The SWSM bit of the SWCR defines a multiplication factor of 1 or 2 for the base number of wait states.
15
XPA
0
14-12
I/O
111
11-9
Data
111
8-6
Data
111
5-3
Program
111
2-0
Program
111
Functional Overview
23
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320SP5410AZGU12 | Fixed-Point Digital Signal Processor |
| TMS32C6411ZLZA6E3 | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMS32C6416EGLSA6E3 | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMS32C6415CGLSA6E3 | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMS32C6411GLSA6E3 | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320SP5410AZGU12 | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Fixed-Point DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| TMS320SP6713GDP225 | 制造商:Texas Instruments 功能描述:5410PGE-100 100 MIPS 144TQFP REV 2.0 - Trays |
| TMS320SPVC5470GHK | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Quad Bus Buffer Gate With 3-State Outputs RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| TMS320SS16FNL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMS320SS16NL | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。