參數(shù)資料
型號(hào)： TMS320SP5410AGGU12
廠商： Texas Instruments, Inc.
元件分類： 數(shù)字信號(hào)處理
英文描述： Fixed-Point Digital Signal Processor
中文描述： 定點(diǎn)數(shù)字信號(hào)處理器
文件頁(yè)數(shù)： 5/100頁(yè)
文件大?。?/td> 913K
代理商： TMS320SP5410AGGU12
www.ti.com
TMS320VC5410A
Fixed-Point Digital Signal Processor
SPRS139G–NOVEMBER 2000–REVISED JANUARY 2005
List of Figures
2-1
144-Ball GGU MicroStar BGA (Bottom View)
..............................................................................
10
144-Pin PGE Low-Profile Quad Flatpack (Top View)
........................................................................
12
TMS320VC5410A Functional Block Diagram
.................................................................................
17
Program and Data Memory Map
................................................................................................
20
Extended Program Memory Map
...............................................................................................
21
Processor Mode Status Register (PMST)
.....................................................................................
21
Software Wait-State Register (SWWSR) [Memory-Mapped Register (MMR) Address 0028h]
.........................
23
Software Wait-State Control Register (SWCR) [MMR Address 002Bh]
...................................................
24
Bank-Switching Control Register (BSCR) [MMR Address 0029h]
..........................................................
24
Host-Port Interface — Nonmultiplexed Mode
.................................................................................
27
HPI Memory Map
.................................................................................................................
28
Pin Control Register (PCR)
......................................................................................................
29
Multichannel Control Register 2x (MCR2x)
....................................................................................
30
Multichannel Control Register 1x (MCR1x)
....................................................................................
31
Receive Channel Enable Registers Bit Layout for Partitions A to H
.......................................................
31
Transmit Channel Enable Registers Bit Layout for Partitions A to H
.......................................................
31
Nonconsecutive Memory Read and I/O Read Bus Sequence
..............................................................
34
Consecutive Memory Read Bus Sequence (n = 3 reads)
...................................................................
35
Memory Write and I/O Write Bus Sequence
...................................................................................
36
DMA Transfer Mode Control Register (DMMCRn)
...........................................................................
37
DMA Channel Enable Control Register (DMCECTL)
.........................................................................
39
On-Chip DMA Memory Map for Program Space (DLAXS = 0 and SLAXS = 0)
..........................................
40
On-Chip DMA Memory Map for Data and IO Space (DLAXS = 0 and SLAXS = 0)
......................................
41
DMPREC Register
................................................................................................................
42
General-Purpose I/O Control Register (GPIOCR) [MMR Address 003Ch]
................................................
45
General-Purpose I/O Status Register (GPIOSR) [MMR Address 003Dh]
.................................................
45
Device ID Register (CSIDR) [MMR Address 003Eh]
.........................................................................
46
IFR and IMR
.......................................................................................................................
52
Tester Pin Electronics
............................................................................................................
57
Internal Divide-By-Two Clock Option With External Crystal
.................................................................
58
External Divide-By-Two Clock Timing
..........................................................................................
60
Multiply-By-One Clock Timing
...................................................................................................
62
Nonconsecutive Mode Memory Reads
.........................................................................................
63
Consecutive Mode Memory Reads
.............................................................................................
64
Memory Write (MSTRB = 0)
.....................................................................................................
66
Parallel I/O Port Read (IOSTRB = 0)
...........................................................................................
68
Parallel I/O Port Write (IOSTRB = 0)
...........................................................................................
69
Memory Read With Externally Generated Wait States
.......................................................................
71
Memory Write With Externally Generated Wait States
.......................................................................
71
2-2
3-1
3-2
3-3
3-4
3-5
3-6
3-7
3-8
3-9
3-10
3-11
3-12
3-13
3-14
3-15
3-16
3-17
3-18
3-19
3-20
3-21
3-22
3-23
3-24
3-25
3-26
5-1
5-2
5-3
5-4
5-5
5-6
5-7
5-8
5-9
5-10
5-11
List of Figures
5
相關(guān)PDF資料
PDF描述
TMS320SP5410AZGU12 Fixed-Point Digital Signal Processor
TMS32C6411ZLZA6E3 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS32C6416EGLSA6E3 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS32C6415CGLSA6E3 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS32C6411GLSA6E3 FIXED-POINT DIGITAL SIGNAL PROCESSORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320SP5410AZGU12 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Fixed-Point DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320SP6713GDP225 制造商:Texas Instruments 功能描述:5410PGE-100 100 MIPS 144TQFP REV 2.0 - Trays
TMS320SPVC5470GHK 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Quad Bus Buffer Gate With 3-State Outputs RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320SS16FNL 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMS320SS16NL 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*