- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384975 > TI380PCM (Texas Instruments, Inc.) PCI BUS INTERFACE FOR THE TI380 COMMPROCESSORS PDF資料下載
參數(shù)資料
| 型號： | TI380PCM |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | PCI BUS INTERFACE FOR THE TI380 COMMPROCESSORS |
| 中文描述： | PCI總線接口，可用于TI380 COMMPROCESSORS |
| 文件頁數(shù)： | 10/40頁 |
| 文件大?。?/td> | 530K |
| 代理商： | TI380PCM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
TI380PCIA
PCI BUS INTERFACE FOR THE TI380 COMMPROCESSORS
SPWS035 – JUNE 1997
10
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
Terminal Functions (Continued)
TERMINAL
NAME
DESCRIPTION
I/O
NO.
PCI INTERFACE (CONTINUED)
FRAME
55
I/O
Cycle frame. FRAME is driven by the current master to indicate the beginning and duration of an access.
It is asserted to indicate that a bus transaction is beginning. While FRAME is asserted, data transfers
continue. When FRAME is deasserted, the transaction is in the final data phase.
GNT
25
I
Grant. GNT indicates to the TI380PCIA that access to the PCI bus has been granted. This is a
point-to-point signal.
IDSEL
41
I
Initialization device select. IDSEL is used as a chip-select during configuration read and write
transactions.
Interrupt A. INTA is used to request an interrupt. The assertion and deassertion of INTA is asynchronous
to PCLK.
INTA
20
O
IRDY
56
I/O
Initiator ready. IRDY indicates that the bus master can complete the current data phase of the
transaction. If a data phase is completed on any clock, both IRDY and TRDY are sampled and asserted.
During a write, IRDY indicates that valid data is present on AD31–AD00. During a read, it indicates that
the master is prepared to accept data. Wait cycles are inserted until both IRDY and TRDY are asserted
together.
PAR
63
I/O
Parity. PAR carries even parity across AD31–AD00 and C/BE3–C/BE0. It is driven by the master for
address and write data phases; it is driven by the target for read data phases. PAR is valid one clock
after the address phase. For data phases, PAR is valid one clock after either IRDY (for a write) or TRDY
(for a read) is asserted.
PCLK
23
I
Clock. PCLK provides timing for all transactions on the PCI bus. All other PCI signals, except RST and
INTA, are sampled on the rising edge of PCLK. PCLK is used to generate the SBCLK signal that goes
to the TI380C2x§.
PERR
61
I/O
Parity error. PERR is for the reporting of data parity errors during all transactions. It is driven active by
the agent receiving data two clocks following the data when a data parity error is detected. The minimum
duration of PERR is one clock for each data phase that a data parity error is detected.
There are no special conditions when a PERR can be lost or when reporting of an error can be delayed.
An agent cannot report a PERR until it has claimed the access by asserting DEVSEL and completing
a data phase.
REQ
26
O
Request. REQ indicates to the arbiter that TI380PCIA desires use of the bus. REQ is a point-to-point
signal.
Reset. RST is used to hard-reset the LAN subsystem, including TI380C2x§ and the TI380PCIA.
RST
21
I
To prevent ADxx, C/BEx, and PAR signals from floating during reset, the central device can drive these
lines during reset (bus-parking) but only to a logic-low level; these cannot be driven high.
SERR
62
I/O
System error. SERR, when enabled, reports address parity errors or any other system error where the
result is catastrophic. The assertion of SERR is synchronous to the clock and meets the setup and hold
times of all PCI signals.
STOP
I = in, O = out
The TI380PCIA SIF pin names correspond to a subset of the system interface pins on a TI380C2x§. See the TI380C2x§ data sheets for more
information on individual pins. Like-named pins on the TI380PCIA and TI380C2x§ system interfaces are intended to be connected to each
other.
§TI380C3x devices can be used with TI380PCIA in the same way as TI380C2x devices.
Typical bit-ordering for Intel
and Motorola
processor buses
#The signal connecting this pin to the TI380C2x§ also should be connected to a 4.7-k
pullup resistor.
||The TI380PCIA BIF pin names correspond to a subset of the local memory bus interface pins on a TI380C2x§. Like-named pins on the two
devices are intended to be connected to each other. Consult the TI380C2x§ data sheets for more information on individual pins.
NOTE 1: The TI380PCIA allows driver software to set SBCLK output to a steady high state. This signal is driven to a steady high state during
power-down operations.
60
I/O
Stop. STOP indicates that the current slave is requesting the master to stop the current transaction.
A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TIBPAL22V10-20MFK | Adjustable 2.5-36V +/-0.4% Tolerance, 1-100mA Shunt Regulator; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Rail; Qty per Container: 98 |
| TIBPAL22V10-20MJT | HIGH-PERFORMANCE IMPACT-X E PROGRAMMABLE ARRAY LOGIC CIRCUITS |
| TIBPAL22V10C | Adjustable 2.5-36V +/-0.4% Tolerance, 1-100mA Shunt Regulator; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Tape and Reel; Qty per Container: 2500 |
| TIBPAL22V10AMFK | HIGH-PERFORMANCE IMPACT E PROGRAMMABLE ARRAY LOGIC CIRCUITS |
| TIBPAL22V10CFN | HIGH-PERFORMANCE IMPACT E PROGRAMMABLE ARRAY LOGIC CIRCUITS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TI4013 | 制造商:Bosch 功能描述:13 Piece Titanium Coated Drill Bit Set with Metal Case 制造商:Bosch Sensortec 功能描述:13 PC TITANIUM DRILL BITS WITH METAL CASE |
| TI4029 | 制造商:Bosch 功能描述:29 Piece Titanium Coated Drill Bit Set with Metal Case 制造商:Bosch Sensortec 功能描述:29 PC TITANIUM DRILL BITS WITH METAL CASE |
| TI40FT-20 | 制造商:Fluke Electronics 功能描述:IR FlexCam Thermal Imager,160,STDF/W,Fusion 20 mm Lens |
| TI4200-VTD8X | 制造商:Micro-Star International 功能描述:GF4 TI4200-8X 128MB AGP - Bulk |
| TI45FT/HT-20 | 制造商:Fluke Electronics 功能描述:IR FlexCam Thermal Imager TI45 W Fusion & HT/20 mm Lens |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。