參數(shù)資料
型號(hào)： ST92186B3BK
廠(chǎng)商： STMICROELECTRONICS
元件分類(lèi)： 微控制器/微處理器
英文描述： 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PDIP32
封裝： PLASTIC, SDIP-32
文件頁(yè)數(shù)： 23/148頁(yè)
文件大?。?/td> 1664K
代理商： ST92186B3BK
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
119/148
ST92186B - ON SCREEN DISPLAY CONTROLLER (OSD)
OSD CONTROLLER (Cont’d)
FLAG BIT REGISTER (OSDFBR)
R250 - Read/Write
Register Page: 42
Reset Value: xxxx xxxx (xxh)
Bit 7 = BUFL
Buffer Flag bit
This bit indicates which Row Buffer of the OSD
RAM is being used by the Display.
The BUFL flag is automatically re-evaluated each
time the Scan & Event line matching condition is
fulfilled. In case the “TE” bit is reset (see the OS-
DER register), the “BUFL” flag remains un-
changed as NO row buffer change occurs.
0: The OSD displays the content of the second row
buffer (the one NOT pointed by the “first buffer
start address” value).
1: The OSD displays the content of the Row Buffer
location pointed by the “first buffer start address”
value.
Note: The BUFL flag is automatically reset when
the (DION,OSDE) bits are switching from any oth-
er value to (1,1); it will be set at the first Buffer
transfer (scan & event match and TE=1).
Bit 6 = VSY
Vsync status bit
This bit gives the status of the VSYNC input signal.
0: the VSYNC input signal is inactive.
1: the VSYNC input signal is active.
Note: The VSYNC signal polarity is compensated
to always provide VSY=1 during the vertical pulse.
Bit 5 = HSY
Hsync status bit
This bit gives the status of the internal HS signal
generated by the skew corrector and locked to the
external HSYNC signal.
0: The HS signal is inactive.
1: The HS signal is active.
Note: the HSYNC signal polarity is compensated
to provide HSY=1 during the horizontal pulse.
Note: HSY remains active during the whole “Line
Start Mute” timing which is software controlled
through both the DBLS bit and the LSM[2:0] value
(see OSDER and OSDMR registers).
Bit 4 = VSDL
Delayed Vertical Pulse status bit
This bit indicates the status of the VDPLS internal
signal (it is the delayed vertical pulse issued from
the programmable vertical delay unit as described
by the OSDDR register bits VD[3:0])
0: The VDPLS internal signal is inactive
1: The VDPLS internal signal is active
Note: the VDPLS signal polarity is compensated
to provide VSDL =1 during the vertical pulse.
Bit 3 = FIELD
Field status bit
This bit indicates the current TV field.
0: TV beam is in field 2 (even field)
1: TV beam is in field 1 (odd field)
Bit 2 = DINT
Display Interrupt flag bit
This bit is set by hardware when an OSD interrupt
occurs. This bit must be reset by Software.
Bit 1 = Reserved.
Bit 0 = SL8
Most Significant Bit of the Scan Line
counter
Refer to the description of the OSDSLR register.
70
BUFL
VSY
HSY
VSDL
FIELD
DINT
-
SL8
相關(guān)PDF資料
PDF描述
ST92195B2T1/XXX 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP64
ST92195B3B1/XXX 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PDIP56
ST92195B4B1/XXX 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PDIP56
ST92195B5T1/XXX 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP64
ST92195B6T1/XXX 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST92195 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
ST92195B 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
ST92195B1 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
ST92195B1B1 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
ST92195B1T1 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:32-64K ROM HCMOS MCU WITH ON-SCREEN-DISPLAY AND TELETEXT DATA SLICER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*