參數(shù)資料
型號(hào)： SSTE32882HLBBKG
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： 時(shí)鐘及定時(shí)
英文描述： SSTE SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PBGA176
封裝： 8 X 13.50 MM, 0.65 MM PITCH, GREEN, MO-246F, CABGA-176
文件頁(yè)數(shù)： 69/69頁(yè)
文件大?。?/td> 1263K
代理商： SSTE32882HLBBKG
1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
9
SSTE32882KA1
7314/5
CONFIDENTIAL - THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE
SSTE32882KA1
1.25V/1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
COMMERCIAL TEMPERATURE RANGE
Ball Assignment: MIRROR = HIGH, QCSEN = LOW
This table specifies the pinout for the SSTE32882KA1 in the back configuration (QuadCS mode enabled).
Balls A9 and W7 are reserved for future functions and must not be connected on the system. However, a ball on the
device and connecting pad on the module are required in these locations. Blank spaces indicate no ball is
populated at that gridpoint, and vias on the module may be located in these areas.
12
3
4
5
6
7
8
9
10
11
A
QAA13
QAA8
QCSEN
VSS
RESET
MIRROR
ERROUT
VSS
RSVD
QBA8
QBA13
B
QAA14
QAA7
QBA7
QBA14
C
QAA9
QAA6
VDD
QBA6
QBA9
D
QAA11
QAA5
VSS
QBA5
QBA11
E
QAA2
QAA4
VDD
QBA4
QBA2
F
QAA1
QAA3
VSS
QBA3
QBA1
G
QAA0
QABA1
VDD
QBBA1
QBA0
H
QAA12
QABA0
VSS
QBBA0
QBA12
J
QABA2
QCS1
VDD
QCS3
QBBA2
K
QAA15
QACKE0
VSS
QBCKE0 QBA15
LQAWE
QCS0
VDD
QCS2
QBWE
M
QAA10
QACKE1
VSS
QBCKE1 QBA10
N
QACAS QAODT0
VDD
QBODT0 QBCAS
P
QARAS QAODT1
DA4
VSS
DA3
QBODT1 QBRAS
R
DODT1
DA10
DA1
DA2
DCS3
DA5
DA15
DA14
DCKE1
T
DODT0
DCS1
DCS0
DCKE0
UDCAS
DA13
Y1
PVSS
VDD
PVDD
Y0
DBA2
DA12
VDWE
DRAS
Y1
PVSS
VSS
PVDD
Y0
DA11
DA9
W
DBA0
DA0
FBIN
Y3
AVSS
CK
RSVD
Y2
FBOUT
DA6
DA8
Y
DBA1
PAR_IN
FBIN
Y3
AVDD
CK
VREFCA
Y2
FBOUT
DCS2
DA7
相關(guān)PDF資料
PDF描述
SSTUA32864EC,557 SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96
SSTUA32866EC/G 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96
SSTUA32866EC,557 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96
SSTUA32866EC/G,551 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96
SSTUA32866EC/G,557 32866 SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PBGA96
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SSTE32882HLBBKG8 制造商:Integrated Device Technology Inc 功能描述:Registering Clock Driver 176-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:176 BGA (GREEN) - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:DDR3 LV REGISTER
SSTE32882KA1AKG 功能描述:寄存器 RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube
SSTE32882KA1AKG8 功能描述:寄存器 RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時(shí)鐘頻率:36 MHz 傳播延遲時(shí)間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube
SSTE32882KA1AKG8/M 制造商:Integrated Device Technology Inc 功能描述:DDR3 REGISTER - Tape and Reel
SSTE32882TNA1AKG8 制造商:Integrated Device Technology Inc 功能描述:DDR3 REGISTER - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*