參數(shù)資料
型號: SPAKD56366PV120
廠商: MOTOROLA INC
元件分類: 數(shù)字信號處理
英文描述: 24-BIT, 120 MHz, OTHER DSP, PQFP144
封裝: TQFP-144
文件頁數(shù): 68/147頁
文件大小: 2156K
代理商: SPAKD56366PV120
Signal/Connection Descriptions
spdif tRANSMITTER Digital Audio Interface
MOTOROLA
DSP56366 Advance Information
1-23
SPDIF TRANSMITTER DIGITAL AUDIO INTERFACE
SDO4_1
Output
GPIO
disconnected
Serial Data Output 4_1—When programmed as a transmitter, SDO4 is
used to transmit data from the TX4 serial transmit shift register.
SDI1_1
Input
Serial Data Input 1_1—When programmed as a receiver, SDI1 is used to
receive serial data into the RX1 serial receive shift register.
PE7
Input, output, or
disconnected
Port E 7—When the ESAI is configured as GPIO, this signal is
individually programmable as input, output, or internally disconnected.
The default state after reset is GPIO disconnected.
This input is 5 V tolerant.
Table 1-13 Digital Audio Interface (DAX) Signals
Signal
Name
Type
State During
Reset
Signal Description
ACI
Input
GPIO
Disconnected
Audio Clock Input—This is the DAX clock input. When programmed to
use an external clock, this input supplies the DAX clock. The external clock
frequency must be 256, 384, or 512 times the audio sampling frequency (256
× Fs, 384 × Fs or 512 × Fs, respectively).
PD0
Input,
output, or
disconnected
Port D 0—When the DAX is configured as GPIO, this signal is individually
programmable as input, output, or internally disconnected.
The default state after reset is GPIO disconnected.
This input is 5 V tolerant.
ADO
Output
GPIO
Disconnected
Digital Audio Data Output—This signal is an audio and non-audio output
in the form of AES/EBU, CP340 and IEC958 data in a biphase mark format.
PD1
Input,
output, or
disconnected
Port D 1—When the DAX is configured as GPIO, this signal is individually
programmable as input, output, or internally disconnected.
The default state after reset is GPIO disconnected.
This input is 5 V tolerant.
Table 1-12 Enhanced Serial Audio Interface_1 Signals
Signal
Name
Signal Type
State during
Reset
Signal Description
相關(guān)PDF資料
PDF描述
SPB3 RECTANGULAR CONNECTOR
SPB4 RECTANGULAR CONNECTOR
SPB5 RECTANGULAR CONNECTOR
SPBH5 RECTANGULAR CONNECTOR
SPD16A1002AL13 Thin Film Resistor Network Isolated and Bussed Circuits RoHS compliant available
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SPAKDSP303AG100 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC SPAKDSP303AG100 RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
SPAKDSP303GC100 制造商:Motorola Inc 功能描述:
SPAKDSP303VF100 功能描述:IC DSP 24BIT 100MHZ 196-MAPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:DSP563xx 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
SPAKDSP303VL100 功能描述:IC DSP 24BIT 100MHZ 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:DSP563xx 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
SPAKDSP311VF150 功能描述:IC DSP 24BIT 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:DSP56K/Symphony 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA