
SPRS581D – JUNE 2009 – REVISED MAY 2012
6-10
Reset (XRS) Timing Requirements
..........................................................................................
1126-11
General-Purpose Output Switching Characteristics
........................................................................
1136-12
General-Purpose Input Timing Requirements
..............................................................................
1146-13
IDLE Mode Timing Requirements
...........................................................................................
1166-14
IDLE Mode Switching Characteristics
.......................................................................................
1166-15
STANDBY Mode Timing Requirements
.....................................................................................
1166-16
STANDBY Mode Switching Characteristics
................................................................................
1176-17
HALT Mode Timing Requirements
...........................................................................................
1186-18
HALT Mode Switching Characteristics
......................................................................................
1186-19
ePWM Timing Requirements
.................................................................................................
1206-20
ePWM Switching Characteristics
............................................................................................
1206-21
Trip-Zone input Timing Requirements
.......................................................................................
1206-22
High Resolution PWM Characteristics at SYSCLKOUT = (60 - 150 MHz)
..............................................
1216-23
Enhanced Capture (eCAP) Timing Requirement
..........................................................................
1216-24
eCAP Switching Characteristics
.............................................................................................
1216-25
Enhanced Quadrature Encoder Pulse (eQEP) Timing Requirements
..................................................
1216-26
eQEP Switching Characteristics
.............................................................................................
1216-27
External ADC Start-of-Conversion Switching Characteristics
.............................................................
1216-28
External Interrupt Timing Requirements
....................................................................................
1226-29
External Interrupt Switching Characteristics
................................................................................
1226-30
I2C Timing
......................................................................................................................
1236-31
SPI Master Mode External Timing (Clock Phase = 0)
....................................................................
1246-32
SPI Master Mode External Timing (Clock Phase = 1)
....................................................................
1266-33
SPI Slave Mode External Timing (Clock Phase = 0)
......................................................................
1276-34
SPI Slave Mode External Timing (Clock Phase = 1)
......................................................................
1296-35
Relationship Between Parameters Configured in XTIMING and Duration of Pulse
...................................
1306-36
XINTF Clock Configurations
...................................................................................................
1336-37
External Interface Read Timing Requirements
.............................................................................
1346-38
External Interface Read Switching Characteristics
.........................................................................
1346-39
External Interface Write Switching Characteristics
.........................................................................
1356-40
External Interface Read Switching Characteristics (Ready-on-Read, 1 Wait State)
...................................
1376-41
External Interface Read Timing Requirements (Ready-on-Read, 1 Wait State)
.......................................
1376-42
Synchronous XREADY Timing Requirements (Ready-on-Read, 1 Wait State)
.......................................
1376-43
Asynchronous XREADY Timing Requirements (Ready-on-Read, 1 Wait State)
.......................................
1376-44
External Interface Write Switching Characteristics (Ready-on-Write, 1 Wait State)
...................................
1406-45
Synchronous XREADY Timing Requirements (Ready-on-Write, 1 Wait State)
.......................................
1406-46
Asynchronous XREADY Timing Requirements (Ready-on-Write, 1 Wait State)
......................................
1406-47
XHOLD/XHOLDA Timing Requirements (XCLKOUT = XTIMCLK)
......................................................
1436-48
XHOLD/XHOLDA Timing Requirements (XCLKOUT = 1/2 XTIMCLK)
.................................................
1446-49
ADC Electrical Characteristics (over recommended operating conditions)
............................................
1466-50
ADC Power-Up Delays
.........................................................................................................
1476-51
Typical Current Consumption for Different ADC Configurations (at 25-MHz ADCCLK)
..............................
1476-52
Sequential Sampling Mode Timing
...........................................................................................
1496-53
Simultaneous Sampling Mode Timing
.......................................................................................
1506-54
McBSP Timing Requirements
................................................................................................
1526-55
McBSP Switching Characteristics
...........................................................................................
1526-56
McBSP as SPI Master or Slave Timing Requirements (CLKSTP = 10b, CLKXP = 0)
................................
1546-57
McBSP as SPI Master or Slave Switching Characteristics (CLKSTP = 10b, CLKXP = 0)
............................
1548
List of Tables
Copyright 2009–2012, Texas Instruments Incorporated