- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98078 > SC28L92A1B-S (NXP SEMICONDUCTORS) 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號(hào)： | SC28L92A1B-S |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44 |
| 封裝： | 10 X 10 MM, 1.75 MM HEIGHT, PLASTIC, SOT-307-2, QFP-44 |
| 文件頁(yè)數(shù)： | 4/73頁(yè) |
| 文件大?。?/td> | 336K |
| 代理商： | SC28L92A1B-S |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)
SC28L92_7
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 07 — 19 December 2007
12 of 73
NXP Semiconductors
SC28L92
3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter
INTRN
24
18
19
O
Interrupt request: Active LOW, open-drain, output which signals the
CPU that one or more of the eight maskable interrupting conditions
are true. This pin requires a pull-up.
X1/CLK
36
30
32
I
Crystal 1: Crystal or external clock input. A crystal or clock of the
specied limits must be supplied at all times. When a crystal is used, a
capacitor must be connected from this pin to ground (see Figure 17).
X2
37
31
33
O
Crystal 2: Connection for other side of the crystal. When a crystal is
used, a capacitor must be connected from this pin to ground (see
Figure 17). If X1/CLK is driven from an external source, this pin must
be left open.
RxDA
35
29
31
I
Channel A receiver serial data input: The least signicant bit is
received rst. See note on drive levels at block diagram (Figure 2).
RxDB
11
5
I
Channel B receiver serial data input: The least signicant bit is
received rst. See note on drive levels at block diagram (Figure 2).
TxDA
33
28
30
O
Channel A transmitter serial data output: The least signicant bit is
transmitted rst. This output is held in the ‘mark condition when the
transmitter is disabled, idle or when operating in local loopback mode.
See note on drive levels at block diagram (Figure 2).
TxDB
13
6
8
O
Channel B transmitter serial data output: The least signicant bit is
transmitted rst. This output is held in the Mark condition when the
transmitter is disabled, idle, or when operating in local loopback mode.
See note on drive levels at block diagram (Figure 2).
OP0
32
27
29
O
Output 0: General purpose output or channel A request to send
(RTSAN, active LOW). Can be deactivated automatically on receive or
transmit.
OP1
14
7
9
O
Output 1: General purpose output or channel B request to send
(RTSBN, active LOW). Can be deactivated automatically on receive or
transmit.
OP2
31
26
28
O
Output 2: General purpose output, or channel A transmitter 1
× or 16×
clock output, or channel A receiver 1
× clock output.
OP3
15
8
10
O
Output 3: General purpose output or open-drain, active LOW
counter/timer output or channel B transmitter 1
× clock output, or
channel B receiver 1
× clock output.
OP4
30
25
27
O
Output 4: General purpose output or channel A open-drain, active
LOW, RxA interrupt ISR [1] output.
OP5
16
9
11
O
Output 5: General purpose output or channel B open-drain, active
LOW, RxB interrupt ISR[5] output.
OP6
29
24
26
O
Output 6: General purpose output or channel A open-drain, active
LOW, TxA interrupt ISR[0] output.
OP7
17
10
12
O
Output 7: General purpose output, or channel B open-drain, active
LOW, TxB interrupt ISR[4] output.
IP0
8
2
I
Input 0: General purpose input or channel A clear to send active LOW
input (CTSAN).
IP1
5
43
47
I
Input 1: General purpose input or channel B clear to send active LOW
input (CTSBN).
IP2
40
34
38
I
Input 2: General purpose input or counter/timer external clock input.
Table 3.
Pin description for 68xxx bus interface (Motorola) …continued
Symbol
Pin
Type
Description
PLCC44
QFP44
HVQFN48
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SC3327S | LVTTL SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC3526S/TD | TTL SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC3527S/D | TTL SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC3529S/TD | TTL SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC68C198A1A-T | 8 CHANNEL(S), 500K bps, SERIAL COMM CONTROLLER, PQCC84 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC28L92A1BS,528 | 功能描述:UART 接口集成電路 3V-5V 1CH UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS,551 | 功能描述:UART 接口集成電路 3V-5V 1CH UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS,557 | 功能描述:UART 接口集成電路 3V-5V 1CH UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS-F | 功能描述:UART 接口集成電路 3V-5V 1CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS-S | 功能描述:UART 接口集成電路 3V-5V 1CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。