- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98078 > SC28L92A1B-S (NXP SEMICONDUCTORS) 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | SC28L92A1B-S |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44 |
| 封裝： | 10 X 10 MM, 1.75 MM HEIGHT, PLASTIC, SOT-307-2, QFP-44 |
| 文件頁數(shù)： | 32/73頁 |
| 文件大?。?/td> | 336K |
| 代理商： | SC28L92A1B-S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
SC28L92_7
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 07 — 19 December 2007
38 of 73
NXP Semiconductors
SC28L92
3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter
4
-
Channel A overrun error.
0 = no
1 = yes
This bit, when set, indicates that one or more characters in the received data
stream have been lost. It is set upon receipt of a new character when the FIFO
is full and a character is already in the receive shift register waiting for an empty
FIFO position. When this occurs, the character in the receive shift register (and
its break detect, parity error and framing error status, if any) is lost.
This bit is cleared by a reset error status command.
3
TxEMTA
Channel A transmitter empty.
0 = no
1 = yes
This bit will be set when the transmitter under runs, i.e., both the TxEMT and
TxRDY bits are set. This bit and TxRDY are set when the transmitter is rst
enabled and at any time it is re-enabled after either (a) reset, or (b) the
transmitter has assumed the disabled state. It is always set after transmission
of the last stop bit of a character if no character is in the Tx Holding Register
(TxFIFOA) awaiting transmission.
It is reset when the Tx Holding Register (TxFIFOA) is loaded by the CPU, a
pending transmitter disable is executed, the transmitter is reset, or the
transmitter is disabled while in the under run condition.
2
TxRDYA
Channel A transmitter ready.
0 = no
1 = yes
This bit, when set, indicates that the transmit FIFO is not full and ready to be
loaded with another character. This bit is cleared when the transmit FIFO is
loaded by the CPU and there are (after this load) no more empty locations in
the FIFO. It is set when a character is transferred to the transmit shift register.
TxRDYA is reset when the transmitter is disabled and is set when the
transmitter is rst enabled. Characters loaded to the Tx FIFO while this bit is
logic 0 will be lost. This bit has different meaning from ISR[0].
1
FFULLA
Channel A FIFO full.
0 = no
1 = yes
This bit is set when a character is transferred from the receive shift register to
the receive FIFO and the transfer causes the FIFO to become full, i.e., all eight
(or 16) FIFO positions are occupied. It is reset when the CPU reads the receive
FIFO. If a character is waiting in the receive shift register because the FIFO is
full, FFULLA will not be reset when the CPU reads the receive FIFO. This bit
has different meaning from ISR1 when MR1[6] is programmed to a logic 1
0
RxRDYA
Channel A receiver ready.
0 = no
1 = yes
This bit indicates that a character has been received and is waiting in the FIFO
to be read by the CPU. It is set when the character is transferred from the
receive shift register to the FIFO and reset when the CPU reads the receive
FIFO, only if (after this read) there are no more characters in the FIFO - the Rx
FIFO becomes empty.
Table 42.
SRA - Status register channel A (address 0x1) bit description …continued
Bit
Symbol
Description
相關PDF資料 |
PDF描述 |
|---|---|
| SC3327S | LVTTL SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC3526S/TD | TTL SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC3527S/D | TTL SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC3529S/TD | TTL SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC68C198A1A-T | 8 CHANNEL(S), 500K bps, SERIAL COMM CONTROLLER, PQCC84 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SC28L92A1BS,528 | 功能描述:UART 接口集成電路 3V-5V 1CH UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS,551 | 功能描述:UART 接口集成電路 3V-5V 1CH UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS,557 | 功能描述:UART 接口集成電路 3V-5V 1CH UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS-F | 功能描述:UART 接口集成電路 3V-5V 1CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS-S | 功能描述:UART 接口集成電路 3V-5V 1CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。