- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98078 > SC28L92A1B-S (NXP SEMICONDUCTORS) 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | SC28L92A1B-S |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44 |
| 封裝： | 10 X 10 MM, 1.75 MM HEIGHT, PLASTIC, SOT-307-2, QFP-44 |
| 文件頁數(shù)： | 10/73頁 |
| 文件大?。?/td> | 336K |
| 代理商： | SC28L92A1B-S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
SC28L92_7
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 07 — 19 December 2007
18 of 73
NXP Semiconductors
SC28L92
3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter
6.2.10 Output port
The output ports are controlled from six places: the OPCR, OPR, MR, Command, SOPR
and ROPR registers. The OPCR register controls the source of the data for the output
ports OP2 through OP7. The data source for output ports OP0 and OP1 is controlled by
the MR and CR registers. When the OPR is the source of the data for the output ports, the
data at the ports is inverted from that in the OPR register. The content of the OPR register
is controlled by the set output port bits command and the reset output bits command.
These commands are at 0xE and 0xF, respectively. When these commands are used,
action takes place only at the bit locations where ones exist. For example, a one in bit
location 5 of the data word used with the set output port bits command will result in OPR5
being set to one. The OP5 would then be set to zero (VSS). Similarly, a one in bit position 5
of the data word associated with the reset output ports bits command would set OPR5 to
zero and, hence, the pin OP5 to a one (VDD).
These pins along with the IP pins and their change-of-state detectors are often used for
modem and DMA control.
6.3 Operation
6.3.1 Transmitter
The SC28L92 is conditioned to transmit data when the transmitter is enabled through the
command register. The SC28L92 indicates to the CPU that it is ready to accept a
character by setting the TxRDY bit in the status register. This condition can be
programmed to generate an interrupt request at OP6 or OP7 and INTRN. When the
transmitter is initially enabled the TxRDY and TxEMPT bits will be set in the status
register. When a character is loaded to the transmit FIFO the TxEMPT bit will be reset.
The TxEMPT will not set until: 1) the transmit FIFO is empty and the transmit shift register
has nished transmitting the stop bit of the last character written to the transmit FIFO, or
2) the transmitter is disabled and then re-enabled. The TxRDY bit is set whenever the
transmitter is enabled and the Tx FIFO is not full. Data is transferred from the holding
register to transmit shift register when it is idle or has completed transmission of the
previous character. Characters cannot be loaded into the Tx FIFO while the transmitter is
disabled.
The transmitter converts the parallel data from the CPU to a serial bit stream on the TxD
output pin. It automatically sends a start bit followed by the programmed number of data
bits, an optional parity bit, and the programmed number of stop bits. The least signicant
bit is sent rst. Following the transmission of the stop bits, if a new character is not
available in the Tx FIFO, the TxD output remains HIGH and the TxEMT bit in the Status
Register (SR) will be set to 1. Transmission resumes and the TxEMT bit is cleared when
the CPU loads a new character into the Tx FIFO.
If the transmitter is disabled it continues operating until the character currently being
transmitted and any characters in the Tx FIFO, including parity and stop bits, have been
transmitted. New data cannot be loaded to the Tx FIFO when the transmitter is disabled.
When the transmitter is reset it stops sending data immediately.
The transmitter can be forced to send a break (a continuous LOW condition) by issuing a
START BREAK command via the CR register. The break is terminated by a STOP BREAK
command or a transmitter reset.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SC3327S | LVTTL SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC3526S/TD | TTL SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC3527S/D | TTL SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC3529S/TD | TTL SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC68C198A1A-T | 8 CHANNEL(S), 500K bps, SERIAL COMM CONTROLLER, PQCC84 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC28L92A1BS,528 | 功能描述:UART 接口集成電路 3V-5V 1CH UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS,551 | 功能描述:UART 接口集成電路 3V-5V 1CH UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS,557 | 功能描述:UART 接口集成電路 3V-5V 1CH UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS-F | 功能描述:UART 接口集成電路 3V-5V 1CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS-S | 功能描述:UART 接口集成電路 3V-5V 1CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。