- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98078 > SC28L92A1B-S (NXP SEMICONDUCTORS) 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | SC28L92A1B-S |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44 |
| 封裝： | 10 X 10 MM, 1.75 MM HEIGHT, PLASTIC, SOT-307-2, QFP-44 |
| 文件頁數(shù)： | 15/73頁 |
| 文件大?。?/td> | 336K |
| 代理商： | SC28L92A1B-S |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
SC28L92_7
NXP B.V. 2007. All rights reserved.
Product data sheet
Rev. 07 — 19 December 2007
22 of 73
NXP Semiconductors
SC28L92
3.3 V/5.0 V Dual Universal Asynchronous Receiver/Transmitter
6.3.9 Time-out mode caution
When operating in the special time-out mode, it is possible to generate what appears to be
a false interrupt, i.e., an interrupt without a cause. This may result when a time-out
interrupt occurs and then, before the interrupt is serviced, another character is received,
i.e., the data stream has started again. (The interrupt latency is longer than the pause in
the data stream.) In this case, when a new character has been receiver, the counter/timer
will be restarted by the receiver, thereby withdrawing its interrupt. If, at this time, the
interrupt service begins for the previously seen interrupt, a read of the ISR will show the
counter ready bit not set. If nothing else is interrupting, this read of the ISR will return a
0x00 character.
6.3.10 Multi-drop mode (9-bit or wake-up)
The DUART is equipped with a wake-up mode for multi-drop applications. This mode is
selected by programming bits MR1A[4:3] or MR1B[4:3] to 11 for channels A and B,
respectively. In this mode of operation, a master station transmits an address character
followed by data characters for the addressed slave station. The slave stations, with
receivers that are normally disabled, examine the received data stream and wake-up the
CPU (by setting RxRDY) only upon receipt of an address character. The CPU compares
the received address to its station address and enables the receiver if it wishes to receive
the subsequent data characters. Upon receipt of another address character, the CPU may
disable the receiver to initiate the process again.
A transmitted character consists of a start bit, the programmed number of data bits, and
Address/Data (A/D) bit, and the programmed number of stop bits. The polarity of the
transmitted A/D bit is selected by the CPU by programming bit MR1A[2]/MR1B[2].
MR1A[2]/MR1B[2] = 0 transmits a zero in the A/D bit position, which identies the
corresponding data bits as data while MR1A[2]/MR1B[2] = 1 transmits a one in the A/D bit
position, which identies the corresponding data bits as an address. The CPU should
program the mode register prior to loading the corresponding data bits into the Tx FIFO.
In this mode, the receiver continuously looks at the received data stream, whether it is
enabled or disabled. If disabled, it sets the RxRDY status bit and loads the character into
the Rx FIFO if the received A/D bit is a one (address tag), but discards the received
character if the received A/D bit is a zero (data tag). If enabled, all received characters are
transferred to the CPU via the Rx FIFO. In either case, the data bits are loaded into the
data FIFO while the A/D bit is loaded into the status FIFO position normally used for parity
error (SRA[5] or SRB[5]). Framing error, overrun error, and break detect operate normally
whether or not the receive is enabled.
7.
Programming
7.1 Register overview
The operation of the DUART is programmed by writing control words into the appropriate
registers. Operational feedback is provided via status registers which can be read by the
CPU. The addressing of the registers is described in Table 4.
The contents of certain control registers are initialized to zero on RESET. Care should be
exercised if the contents of a register are changed during operation, since certain
changes may cause operational problems.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SC3327S | LVTTL SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC3526S/TD | TTL SERIES, LOW SKEW CLOCK DRIVER, 9 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC3527S/D | TTL SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC3529S/TD | TTL SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 |
| SC68C198A1A-T | 8 CHANNEL(S), 500K bps, SERIAL COMM CONTROLLER, PQCC84 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC28L92A1BS,528 | 功能描述:UART 接口集成電路 3V-5V 1CH UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS,551 | 功能描述:UART 接口集成電路 3V-5V 1CH UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS,557 | 功能描述:UART 接口集成電路 3V-5V 1CH UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS-F | 功能描述:UART 接口集成電路 3V-5V 1CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC28L92A1BS-S | 功能描述:UART 接口集成電路 3V-5V 1CH UART INTEL/MOT INTRF RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。