參數(shù)資料
型號: SAA7392HL
廠商: NXP SEMICONDUCTORS
元件分類: 消費(fèi)家電
英文描述: Channel encoder/decoder CDR60
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP80
封裝: 12 X 12 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-315-1, LQFP-80
文件頁數(shù): 14/76頁
文件大小: 246K
代理商: SAA7392HL
2000 Mar 21
14
Philips Semiconductors
Preliminary specification
Channel encoder/decoder CDR60
SAA7392
7.2.4
I
NTERRUPT
E
NABLE
R
EGISTER
(I
NT
E
N
)
Table 9
Interrupt Enable Register (address 0BH) - WRITE
Table 10
Description of IntEn bits
7.2.5
S
TATUS
R
EGISTER
2 (S
TATUS
2)
Table 11
Status Register 2 (address 20H) - READ/WRITE
Table 12
Description of Status2 bits
7
6
5
4
3
2
1
0
Sema1En
Sema2En
Sema3En
LockInEn
HeaderValen MotorOverflowEn
FIFOOvEn
BIT
SYMBOL
DESCRIPTION
7
6
5
4
3
2
1
0
Sema1En
Sema2En
Sema3En
LockInEn
HeaderValEn
MotorOverflowEn
FIFOOvEn
If Sema1En = 1, then Semaphore Register 1 interrupt is enabled.
If Sema2En = 1, then Semaphore Register 2 interrupt is enabled.
If Sema3En = 1, then Semaphore Register 3 interrupt is enabled.
If LockinEn = 1, then channel data PLL in lock interrupt is enabled.
If HeaderValEn = 1, then new header/subcode available interrupt is enabled.
If MotorOverflowEn = 1, then motor overflow interrupt is enabled.
If FIFOOvEn = 1, then FIFO overflow interrupt is enabled.
This bit is reserved.
7
6
5
4
3
2
1
0
BankSwitch
SyncError
DataNotValid
QSync
ATIPSync
LaserOn
LaserOff
XErrorLarge
BIT
SYMBOL
DESCRIPTION
7
BankSwitch
When set a ‘Bank switch’ in the subcode insert block has occurred; reset when a logic 1
is written to this bit.
When set synchronisation with PLUM on subcode transfer has failed; reset when a
logic 1 is written to this bit.
When set an under-run on subcode transfer with PLUM has occurred; reset when a
logic 1 is written to this bit.
When set a Q-channel subcode sync has been written to disc; reset when a logic 1 is
written to this bit.
When set sync has been found in the ATIP channel; reset when a logic 1 is written to
this bit.
When set a rising edge of the internal LaserOn signal has occurred; reset when a
logic 1 is written to this bit.
When set a falling edge of the internal LaserOn signal has occurred; reset when a
logic 1 is written to this bit.
When set the offset between QSync and ATIPSync is more than 2 EFM frames different
from the programmed value.
6
SyncError
5
DataNotValid
4
QSync
3
ATIPSync
2
LaserOn
1
LaserOff
0
XErrorLarge
相關(guān)PDF資料
PDF描述
SAA7392 Channel encoder/decoder CDR60(通道編碼器/譯碼器)
SAA7705H Car radio Digital Signal Processor(DSP)(車載電臺數(shù)字信號處理器)
SAA7712H Sound effects DSP(聲音效應(yīng)數(shù)字信號處理器)
SAA7712 Sound effects DSP
SAA8110G Digital Signal Processor (DSP) for cameras(應(yīng)用于照相中的數(shù)字信號處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7500 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital satellite radio broadcasting tuner decoder SAT-2
SAA7501WP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ARD/ZDF NR.3R1 DIGITAL DECODER|LDCC|68PIN|PLASTIC
SAA-75J2.5-1 制造商:Amphenol Corporation 功能描述:
SAA7704H/204 制造商:NXP Semiconductors 功能描述:Electronic Component
SAA7705H 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Car radio Digital Signal Processor DSP