- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368020 > PI7C7100BNA PCI Bus Interface/Controller PDF資料下載
參數(shù)資料
| 型號： | PI7C7100BNA |
| 英文描述： | PCI Bus Interface/Controller |
| 中文描述： | PCI總線接口/控制器 |
| 文件頁數(shù)： | 70/118頁 |
| 文件大小： | 2962K |
| 代理商： | PI7C7100BNA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁當(dāng)前第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁
62
05/08/00
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456
13.2.34 Config Register 1: Primary Prefetchable Memory Base Register (Read/Write, bit 15-0; offset 44h)
This register defines the base address of the primary prefetchable memory-mapped address range for forwarding the
cycle through the bridge. The upper twelve bits corresponding to address bits [31:20] are read/write. The upper twelve
bits are reset to 0000h. The lower four bits are read only and are set to 0h. The lower 20 address bits (19:0) are
assumed to be 00000h.
PI7C7100
3-Port PCI Bridge
ADVANCE INFORMATION
13.2.35 Config Register 2: Primary Prefetchable Memory Base Register (Read/Write, bit 15-0; offset 44h)
This register is implemented but not being used internally. The upper twelve bits corresponding to address bits [31:20]
are read/write. The upper twelve bits are reset to 0000h. The lower four bits are read only and are set to 0h.
13.2.36 Config Register 1: Primary Prefetchable Memory Limit Register (Read/Write, bit 31-16; offset 44h)
This register defines the upper limit address of the primary prefetchable memory-mapped address range for forwarding
the cycle through the bridge. The upper twelve bits corresponding to address bits [31:20] are read/write. The upper twelve
bits are reset to 0000h. The lower four bits are read only and are set to 0h. The lower 20 address bits (19:0) are assumed
to be FFFFFh.
13.2.37 Config Register 2: Primary Prefetchable Memory Limit Register (Read/Write, bit 31-16; offset 44h)
This register is implemented but not being used internally. The upper twelve bits corresponding to address bits [31:20]
are read/write. The upper twelve bits are reset to 0000h. The lower four bits are read only and are set to 0h.
13.2.38 Config Register 1 or 2: P_SERR# Event Disable Register (bit 7-0; offset 64h)
t
B
n
o
c
n
u
F
e
p
y
T
n
o
p
c
s
e
D
7
d
e
v
e
s
e
R
O
/
R
0
o
t
t
e
s
e
R
6
-
d
a
m
e
o
d
e
y
a
D
o
n
g
a
a
d
t
W
/
R
y
n
a
r
e
.
s
e
n
e
s
a
o
s
d
e
e
e
a
n
u
e
e
s
s
d
n
a
m
m
s
s
#
R
R
c
e
h
n
e
h
w
E
#
S
R
_
R
P
n
E
S
_
.
m
e
a
n
e
P
t
e
e
#
R
R
s
s
4
2
a
2
E
o
r
S
0
0
e
d
n
a
1
7
t
0
C
g
7
a
P
e
s
f
h
y
a
o
a
d
e
h
w
s
c
o
t
t
e
s
e
s
o
d
a
e
c
o
R
C
m
s
t
v
a
o
n
0
5
e
w
r
e
d
e
y
v
d
n
a
D
o
n
W
/
R
r
s
c
e
n
o
t
e
v
.
s
a
o
e
e
a
n
u
s
d
e
e
s
e
e
s
d
n
a
m
m
n
s
e
a
h
w
s
o
#
#
c
R
R
e
R
R
E
E
h
S
S
_
_
P
P
n
t
e
s
.
m
e
a
n
s
a
o
e
#
R
R
0
4
0
2
1
2
E
7
r
C
7
e
d
n
a
P
f
a
d
0
y
a
e
w
s
s
0
o
t
t
e
s
o
y
a
d
e
h
w
s
e
R
C
d
e
c
s
e
S
n
4
t
o
b
d
a
r
e
a
M
n
o
e
w
e
o
p
W
/
R
t
o
t
e
v
.
s
b
a
r
e
e
a
m
s
s
e
e
a
d
s
e
e
e
d
n
v
c
s
a
a
m
m
e
s
#
R
R
o
c
e
h
n
e
h
w
E
S
#
_
R
P
R
E
S
.
d
e
a
n
_
P
t
e
e
w
#
R
R
s
s
d
a
o
e
o
S
d
n
0
p
0
r
1
e
a
7
C
v
d
7
P
f
g
y
a
n
m
n
e
h
w
0
o
t
s
o
n
e
h
w
s
c
c
o
s
e
R
C
s
o
s
e
n
e
E
0
s
t
e
3
t
o
e
o
b
a
p
t
g
g
a
T
n
d
e
w
d
W
/
R
t
o
t
e
v
.
s
b
a
e
t
g
a
s
d
e
e
a
s
e
e
e
d
n
v
c
s
a
a
m
m
e
s
#
R
R
o
c
e
h
n
e
h
w
E
S
#
_
R
P
R
E
S
.
d
e
a
n
_
P
t
e
e
w
#
R
R
s
s
d
a
o
e
o
S
d
n
0
p
0
r
1
e
a
7
C
v
d
7
P
f
g
y
a
n
m
n
e
h
w
0
o
t
s
o
n
e
h
w
s
c
c
o
s
e
R
C
s
o
s
e
s
n
e
E
0
s
t
e
2
e
w
y
e
d
e
o
d
o
n
P
v
W
/
R
d
e
o
s
p
r
e
h
v
d
s
c
o
c
e
a
n
u
t
e
v
e
.
s
s
n
e
s
s
h
d
w
#
e
e
e
e
R
s
R
s
E
a
d
S
_
s
#
R
R
m
m
o
P
t
e
E
c
s
s
S
e
a
_
o
0
0
1
.
m
n
7
C
7
e
e
a
n
P
4
f
2
r
#
R
R
y
a
e
a
d
S
d
n
a
o
t
t
e
s
o
e
w
0
s
s
e
R
C
2
e
t
n
e
w
o
P
h
n
a
E
0
1
e
w
r
o
e
d
e
o
y
a
P
p
W
/
R
n
o
t
e
v
d
e
e
d
s
s
s
e
e
e
e
o
e
s
s
d
n
y
a
s
#
R
R
m
m
o
c
p
a
n
E
e
e
h
S
_
h
w
#
R
.
R
E
o
a
e
a
n
S
_
s
P
n
e
t
e
a
#
R
R
s
s
a
w
E
o
d
S
0
0
e
o
n
a
1
7
p
0
C
a
7
g
P
f
n
d
s
s
y
a
u
b
t
g
a
h
w
s
c
o
t
t
e
s
e
s
o
e
h
c
o
R
C
e
d
a
P
e
s
.
s
a
n
d
n
e
0
0
d
e
v
e
s
e
R
O
/
R
0
o
t
t
e
s
e
R
Note:
R/W - Read/Write, R/O - Read Only, R/WC - Read/ Write 1 to clear.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C7100 | 3-Port PCI Bridge |
| PI7C7100CNA | 3-Port PCI Bridge |
| PI7C7300 | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 3-PORT PCI-to-PCI BRIDGE |
| PI7C7300ANA | 3-PORT PCI-to-PCI BRIDGE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C7100CNA | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge |
| PI7C7300 | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300A | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE |
| PI7C7300AEVB-3 | 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| PI7C7300ANA | 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 272-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 272-Pin BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。