參數(shù)資料
型號： PI7C7100BNA
英文描述： PCI Bus Interface/Controller
中文描述： PCI總線接口/控制器
文件頁數(shù)： 29/118頁
文件大?。?/td> 2962K
代理商： PI7C7100BNA
21
05/08/00
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
PI7C7100
ADVANCE INFORMATION
Table 4-7. Posted Write Target Termination Response
After the PI7C7100 makes 2
24
(default) attempts of the same delayed write transaction on the target bus, PI7C7100 asserts
non-delivery bit is not set. The delayed-write-non-delivery bit is bit 5 of P_SERR# event disable register (offset 64h).
PI7C7100 stops initiating transaction in response to that delayed write transaction. The delayed write request is discarded.
Upon a subsequent write transaction attempt by the initiator, PI7C7100 returns a target abort. See Section 7.4 for a
description of system error conditions.
4.8.3.2 Posted Write Target Termination Response
When PI7C7100 initiates a posted write transaction, the target termination cannot be passed back to the initiator. Table
48 shows the response to each type of target termination that occurs during a posted write transaction.
n
o
n
m
r
e
T
t
e
g
r
a
T
e
s
n
o
p
s
e
R
l
m
r
o
N
s
e
s
a
h
p
a
d
e
m
f
y
o
r
e
n
a
a
d
t
h
w
r
o
o
e
n
n
o
c
s
.
g
n
R
u
q
e
e
e
y
g
a
T
.
g
a
o
s
m
e
e
w
e
u
n
o
C
.
o
o
y
g
a
g
n
R
t
e
n
n
o
c
s
t
g
a
T
s
e
s
a
h
p
a
d
e
m
f
y
o
r
e
n
a
a
d
t
h
w
r
o
o
e
n
n
o
c
s
.
g
n
R
u
q
e
e
e
t
o
b
a
t
g
a
T
e
c
.
a
e
g
a
s
u
n
c
a
t
o
b
a
t
g
a
o
d
e
v
c
n
t
o
e
S
.
a
t
g
a
o
d
e
n
o
o
g
b
a
t
S
.
g
a
g
e
e
n
R
u
e
e
e
e
b
t
s
4.8.3 Target Termination Received by PI7C7100
When PI7C7100 initiates a transaction on the target bus and the target responds with DEVSEL#, the target can end the
transaction with one of the following types of termination:
Normal termination (upon de-assertion of FRAME#)
Target retry
Target disconnect
Target abort
PI7C7100 handles these terminations in different ways, depending on the type of transaction being performed.
4.8.3.1 Delayed Write Target Termination Response
When PI7C7100 initiates a delayed write transaction, the type of target termination received from the target can be passed
back to the initiator. Table 47 shows the response to each type of target termination that occurs during a delayed write
transaction.
PI7C7100 repeats a delayed write transaction until one of the following conditions is met:
PI7C7100 completes at least one data transfer.
PI7C7100 receives a master abort.
PI7C7100 receives a target abort.
PI7C7100 makes 2
24
(default) or 2
32
(maximum) write attempts resulting in a response of target retry.
相關(guān)PDF資料
PDF描述
PI7C7100 3-Port PCI Bridge
PI7C7100CNA 3-Port PCI Bridge
PI7C7300 3-PORT PCI-to-PCI BRIDGE
PI7C7300A 3-PORT PCI-to-PCI BRIDGE
PI7C7300ANA 3-PORT PCI-to-PCI BRIDGE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C7100CNA 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-Port PCI Bridge
PI7C7300 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE
PI7C7300A 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3-PORT PCI-to-PCI BRIDGE
PI7C7300AEVB-3 功能描述:界面開發(fā)工具 3 Port PCI Bridge Eval Brd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
PI7C7300ANA 制造商:Pericom Semiconductor Corporation 功能描述:PCI-to-PCI Bridge 272-Pin BGA 制造商:Pericom Semiconductor Corporation 功能描述:PCI to PCI Bridge 272-Pin BGA
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*