
vii
05/08/00
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012345678901234567890121234567
PI7C7100
ADVANCE INFORMATION
List of Figures
1-1.
1-2.
1-3.
2-1.
9-1.
15-1. Test Access Port Block Diagram ............................................................................................................................... 69
17-1. 256-Pin PBGA Package Drawing................................................................................................................................74
PI7C7100 on the System Board....................................................................................................................................2
PI7C7100 in Redundant Applications..........................................................................................................................2
PI7C7100 on Network Switching Hub..........................................................................................................................2
PI7C7100 Block Diagram ..............................................................................................................................................3
Secondary Arbiter Example ....................................................................................................................................... 45
List of Tables
4-1.
4-2.
4-3.
4-4.
4-5.
4-6.
4-7.
4-8.
4-9.
6-1.
7-1.
7-2.
7-3.
7-4.
7-5.
7-6.
7-7.
15-1. TAP Pins ....................................................................................................................................................................70
15-2. JTAG Boundary Register Order ................................................................................................................................72
PCI Transaction ......................................................................................................................................................... 10
Write Transaction Forwarding .................................................................................................................................. 11
Write Transaction Disconnect Address Boundaries ................................................................................................ 13
Read Pre-fetch Address Boundaries ......................................................................................................................... 14
Read Transaction Pre-fetching .................................................................................................................................. 15
Device Number to IDSEL S1_AD or S2_AD Pin Mapping ....................................................................................... 18
Posted Write Target Termination Response ............................................................................................................. 21
Responses to Posted Write Target Termination ....................................................................................................... 22
Responses to Delayed Read Target Termination...................................................................................................... 22
Summary of Tranaction Ordering .............................................................................................................................. 30
Setting the Primary Interface Detected Parity Error Bit ............................................................................................. 36
Setting the Secondary Interface Detected Parity Error Bit ........................................................................................ 37
Setting the Primary Interface Data Parity Detected Bit.............................................................................................. 37
Setting the Secondary InterfaceData Parity Detected Bit ......................................................................................... 38
Assertion of P_PERR#............................................................................................................................................... 39
Assertion of S_PERR#............................................................................................................................................... 40
Assertion of P_SERR# for Data Parity Errors ........................................................................................................... 41