- 您現(xiàn)在的位置：買賣IC網 > PDF目錄382377 > PCA5007H (NXP Semiconductors N.V.) Pager baseband controller PDF資料下載
參數資料
| 型號： | PCA5007H |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Pager baseband controller |
| 中文描述： | 傳呼機基帶控制器 |
| 文件頁數： | 6/112頁 |
| 文件大?。?/td> | 604K |
| 代理商： | PCA5007H |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
1998 Oct 07
6
Philips Semiconductors
Product specification
Pager baseband controller
PCA5007
5
PINNING
SYMBOL
PIN
TYPE
DESCRIPTION
P3.4 and P3.5
1 and 2
I/O
Port 3:
P3.4 and P3.5 are configured as push-pull output only (option 3R; see
Section 6.6). Using the software input commands or the secondary port
function is possible by driving the port 3 output lines accordingly:
P3.4 secondary function: T0 (counter input for T0)
P3.5 secondary function: T1 (counter input for T1)
Beeper high volume control output. Used to drive external bipolar transistor.
Port 2:
Port 2 is an 8-bit bidirectional I/O port with internal pull-ups (option 1S;
see Section 6.6.3). As inputs, port 2 pins that are externally pulled LOW will
source current because of the internal pull-ups. (see Chapter “DC
characteristics”: I
pu
). Port 2 emits the high-order address byte during fetches
from external program memory. In this application, it uses strong internal
pull-ups when emitting logic 1s. Port 2 is also used to control the parallel
programming mode of the on-chip OTP.
Port 0:
Port 0 is a bidirectional I/O port with internal pull-ups (option 1S; see
Section 6.6.3). Port 0 pins that have logic 1s written to them are pulled HIGH by
the internal pull-ups and can be used as inputs. Port 0 is also the multiplexed
low-order address and data bus during access to external program and data
memory. In this application, it uses strong internal pull-ups when emitting 1s.
Port 0 also outputs the code bytes during OTP programming verification.
supply voltage for the analog parts of the PCA5007 and the
receiver/synthesizer control signals (Port 0 pins)
Buffered analog output of DAC for automatic receiver frequency control.
A voltage proportional to the offset of the receiver frequency can be generated.
Can be enabled/disabled by software.
input from receiver: may be demodulated NRZ signal or Zero-IF. In phase
limited signal
input from receiver: may be demodulated NRZ signal or Zero-IF, Quadrature
limited signal.
ground signal reference (for the analog parts) (connected to substrate)
Port 0:
Port 0 is a bidirectional I/O port with internal pull-ups (option 1R,1R and
1S; see Section 6.6.3). Port 0 pins that have logic 1s written to them are pulled
HIGH by the internal pull-ups and can be used as inputs. Port 0 is also the
multiplexed low-order address and data bus during access to external program
and data memory. In this application, it uses strong internal pull-ups when
emitting 1s. Port 0 also outputs the code bytes during OTP programming
verification.
Port 1:
Port 1 is an 8-bit quasi bidirectional I/O port with internal pull-ups.
Port 1 pins that have logic 1s written to them are pulled HIGH by the internal
pull-ups and can be used as inputs. As inputs, port 1 pins that are externally
pulled LOW will source current because of the internal pull-ups (see
Chapter “DC characteristics”: I
pu
). P1.0 to P1.2 have external interrupts INT2 to
INT4 assigned.
If the UART is disabled (ENS1 in S1CON.4 = 0) then P1.3 can be used as
general purpose P1 port pin. If the UART function is required, then a logic 1
must be written to P1.3. This I/O then becomes the RXD/data line of the UART.
AT
P2.0 to P2.7
3
O
I/O
4 to 11
P0.0 to P0.4
12 to 16
I/O
V
DDA
17
S
AFCOUT
18
O
I(D1)
19
I
Q(D0)
20
I
V
SSA
P0.5 to P0.7
21
S
22 to 24
I/O
P1.0 to P1.2
25 to 27
I/O
P1.3
28
I/O
相關PDF資料 |
PDF描述 |
|---|---|
| PCA5010 | Pager baseband controller |
| PCA5010H | Pager baseband controller |
| PCA82C200 | STAND-ALONE CAN-CONTROLLER |
| PCA82C200P | STAND-ALONE CAN-CONTROLLER |
| PCA82C200T | STAND-ALONE CAN-CONTROLLER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| PCA5007H/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| PCA5010 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Pager baseband controller |
| PCA5010H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Pager baseband controller |
| PCA5010H/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|QFP|48PIN|PLASTIC |
| PCA503HL320 | 制造商:ADAM-TECH 制造商全稱:Adam Technologies, Inc. 功能描述:ZIF FLEX CIRCUIT CONNECTOR |
發(fā)布緊急采購，3分鐘左右您將得到回復。