- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382377 > PCA5007H (NXP Semiconductors N.V.) Pager baseband controller PDF資料下載
參數(shù)資料
| 型號： | PCA5007H |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Pager baseband controller |
| 中文描述： | 傳呼機(jī)基帶控制器 |
| 文件頁數(shù)： | 55/112頁 |
| 文件大?。?/td> | 604K |
| 代理商： | PCA5007H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
1998 Oct 07
55
Philips Semiconductors
Product specification
Pager baseband controller
PCA5007
6.20
Idle and power-down operation
Idle and power-down are power saving modes of the
microcontroller that can be activated when no CPU activity
is required. Both modes do not stop the 76.8 kHz oscillator
nor disable any peripheral function.
The following functions remain active during the Idle
mode.
Timer 0 and Timer 1
Wake-up counter
Watchdog counter
Real-time clock
Demodulator and clock recovery
UART
I
2
C-bus
External interrupt.
6.20.1
I
DLE MODE
The instruction that sets PCON.0 is the last instruction
executed in the normal operating mode before the Idle
mode is activated. Once in the Idle mode, the CPU status
is preserved together with the stack pointer, program
counter, program status word and accumulator. The RAM
and all other registers maintain their data during Idle mode.
The status of the external pins during Idle mode is shown
in Table 51.
There are two ways to terminate the Idle mode:
1.
Activation of any enabled interrupt will cause PCON.0
to be cleared by hardware thus terminating the Idle
mode. The interrupt is serviced, and following the
RETI instruction, the next instruction to be executed
will be the one following the instruction that put the
device into the Idle mode. The flag bits GF0 and GF1
may be used to determine whether the interrupt was
received during normal execution or during the Idle
mode. For example, the instruction that writes to
PCON.0 can also set or clear one or both flag bits.
When the Idle mode is terminated by an interrupt, the
service routine can examine the status of the flag bits.
2.
The second way of terminating the Idle mode is with an
internal or external hardware reset. Reset redefines all
SFRs but does not affect the on-chip RAM. Possible
sources of an internal reset are:
a) Watchdog reset if the watchdog had expired
b) Off/on reset if the DC/DC converter is restarted
from the off mode (wake-up counter, RTC or
P1 pins).
6.20.2
P
OWER-DOWN MODE
The instruction that sets PCON.1 is the last instruction
executed in the normal operating mode before the
power-down mode is activated. Once in the power-down
mode, the CPU status is preserved together with the stack
pointer, program counter, program status word and
accumulator. The RAM and all other registers maintain
their data during power-down mode. The status of the
external pins during power-down mode is shown in
Table 51.
There are two ways to terminate the power-down mode:
1.
Activation of an enabled external interrupt
(INT2 to INT9) will cause PCON.1 to be cleared by
hardware thus terminating the power-down mode.
The interrupt is serviced, and following the RETI
instruction, the next instruction to be executed will be
the one following the instruction that put the device in
the power-down mode.
2.
The second way of terminating the power-down mode
is with an internal or external hardware reset. Reset
redefines all SFRs but does not affect the on-chip
RAM. Possible sources of an internal reset are
a) Watchdog reset if the watchdog had expired
b) OFF-ON reset if the DC/DC converter is restarted
from the off mode (wake-up counter or P1 pins).
The power-down mode is not especially useful. It has been
implemented for compatibility only. The Idle mode has the
same power saving capability and allows much more
flexible wake-up.
6.20.3
O
FF MODE
The off mode has been designed as the power saving
mode of the PCA5007. Shortly after entering this mode the
DC/DC converter is switched off and V
DD
is reduced to
V
BAT
. Directly after activating the off mode, the CPU must
be set in Idle mode.
The off mode is entered by:
1.
ORL DCCON0, #80H
2.
ORL PCON, #01H.
The off mode can be exited by one of the following events:
RTC minute event
Wake-up counter event
Event on any P1 pin
RESETIN active HIGH.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCA5010 | Pager baseband controller |
| PCA5010H | Pager baseband controller |
| PCA82C200 | STAND-ALONE CAN-CONTROLLER |
| PCA82C200P | STAND-ALONE CAN-CONTROLLER |
| PCA82C200T | STAND-ALONE CAN-CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCA5007H/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| PCA5010 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Pager baseband controller |
| PCA5010H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Pager baseband controller |
| PCA5010H/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|QFP|48PIN|PLASTIC |
| PCA503HL320 | 制造商:ADAM-TECH 制造商全稱:Adam Technologies, Inc. 功能描述:ZIF FLEX CIRCUIT CONNECTOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。