- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382377 > PCA5007H (NXP Semiconductors N.V.) Pager baseband controller PDF資料下載
參數(shù)資料
| 型號： | PCA5007H |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Pager baseband controller |
| 中文描述： | 傳呼機基帶控制器 |
| 文件頁數(shù)： | 56/112頁 |
| 文件大?。?/td> | 604K |
| 代理商： | PCA5007H |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
1998 Oct 07
56
Philips Semiconductors
Product specification
Pager baseband controller
PCA5007
Each of these events first starts the DC/DC converter to
ramp up V
DD
to 2.2 V. After an initial reset, generated by
the DC/DC converter when V
DD
is again at normal level, all
2 V blocks will restart their operation. The first instruction
will be fetched from address 0.
The edge sensitive interrupts (minute and wake-up) from
the internal sources will have been lost during restart and
must be polled from their SFRs. Events from P1 pins can
be served after enabling the interrupts, since they are level
sensitive.
6.20.4
S
TATUS OF EXTERNAL PINS
The status of the external pins during Idle and power-down
mode is shown in Table 51.
Table 51
Status of external pins during normal, Idle and power-down modes
6.20.5
P
OWER
C
ONTROL
R
EGISTER
(PCON)
The reduced power modes are activated by software using this special function register. PCON is not bit addressable.
Table 52
Power Control Register (PCON and SFR address 87H)
Table 53
Power Control Register (PCON, SFR address 87H)
Notes
1.
2.
If logic 1s are written to PD and IDL at the same time, PD takes precedence. The reset value of PCON is (00000000).
This device does not support external XRAM access. Therefore the XRE bit is meaningless and should never be
written to logic 1.
MODE
MEMORY
ALE
PSEN
PORT 0
PORT 1
PORT 2
PORT 3
Normal
Idle
internal
internal
external
internal
external
0
1
1
0
0
1
1
1
0
0
port data
port data
pull-up HIGH
pull-up HIGH
pull-up HIGH
port data
port data
port data
port data
port data
port data
port data
address
port data
address
port data
port data
port data
port data
port data
Power-down
7
6
5
4
3
2
1
0
SMOD
XRE
ENIS
GF1
GF0
PD
IDL
BIT
SYMBOL
SMOD
XRE
FUNCTION
PCON.7
PCON.6
Control bit to double data rate of UART, when set to logic 1.
If set to logic 1 enables external XRAM from address 0 on, if set to logic 0 the first
768 XRAM bytes are in internal XRAM, the higher addresses come from external
XRAM; see note 2.
Enable ISYNC
. If bit is set, ISYNC can be monitored at pin EA in internal access mode.
The binary value of ISYNC changes each time a new instruction is fetched from
memory. This bit must not be set to logic 1 by user program!
reserved
General purpose flag bit.
General purpose flag bit
.
Power-down bit
. Setting this bit activates the power-down mode; see note 1.
Idle mode bit
. Setting this bit activates the Idle mode; see note 1.
PCON.5
ENIS
PCON.4
PCON.3
PCON.2
PCON.1
PCON.0
GF1
GF0
PD
IDL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCA5010 | Pager baseband controller |
| PCA5010H | Pager baseband controller |
| PCA82C200 | STAND-ALONE CAN-CONTROLLER |
| PCA82C200P | STAND-ALONE CAN-CONTROLLER |
| PCA82C200T | STAND-ALONE CAN-CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCA5007H/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| PCA5010 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Pager baseband controller |
| PCA5010H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Pager baseband controller |
| PCA5010H/XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|8051 CPU|CMOS|QFP|48PIN|PLASTIC |
| PCA503HL320 | 制造商:ADAM-TECH 制造商全稱:Adam Technologies, Inc. 功能描述:ZIF FLEX CIRCUIT CONNECTOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。