參數(shù)資料
型號: PC8245
廠商: Atmel Corp.
英文描述: Integrated Processor Family
中文描述: 綜合處理器系列
文件頁數(shù): 53/61頁
文件大小: 429K
代理商: PC8245
53
PC8245
2171D–HIREL–06/04
JTAG Configuration Signals
Boundary scan testing is enabled through the JTAG interface signals. The TRST signal
is optional in the IEEE 1149.1 specification, but is provided on all processors that imple-
ment the PowerPC architecture. While it is possible to force the TAP controller to the
reset state using only the TCK and TMS signals, more reliable power-on reset perfor-
mance will be obtained if the TRST signal is asserted during power-on reset. Because
the JTAG interface is also used for accessing the common on-chip processor (COP)
function, simply tying TRST to HRESET is not practical.
The COP function of these processors allows a remote computer system (typically, a PC
with dedicated hardware and debugging software) to access and control the internal
operations of the processor. The COP interface connects primarily through the JTAG
port of the processor, with some additional status monitoring signals. The COP port
requires the ability to independently assert HRESET or TRST in order to fully control the
processor. If the target system has independent reset sources, such as voltage moni-
tors, watchdog timers, power supply failures, or push-button switches, then the COP
reset signals must be merged into these signals with logic.
The arrangement shown in Figure 30 on page 54 allows the COP to independently
assert HRESET or TRST, while ensuring that the target can drive HRESET as well. If
the JTAG interface and COP header will not be used, TRST should be tied to HRESET
so that it is asserted when the system reset signal (HRESET) is asserted ensuring that
the JTAG scan chain is initialized during power-on.
The COP header shown in Figure 30 on page 54 adds many benefits
breakpoints,
watchpoints, register and memory examination/modification, and other standard debug-
ger features are possible through this interface
and can be as inexpensive as an
unpopulated footprint for a header to be added when needed.
The COP interface has a standard header for connection to the target system, based on
the 0.025" square-post, 0.100" centered header assembly (often called a Berg header).
There is no standardized way to number the COP header shown in Figure 30 on page
54; consequently, many different pin numbers have been observed from emulator ven-
dors. Some are numbered top-to-bottom then left-to-right, while others use left-to-right
then top-to-bottom, while still others number the pins counter clockwise from pin 1 (as
with an IC). Regardless of the numbering, the signal placement recommended in Figure
30 on page 54 is common to all known emulators.
相關(guān)PDF資料
PDF描述
PC8245MTPU300D Integrated Processor Family
PC8245MTPU333D Integrated Processor Family
PC824A NPN-OUTPUT DC-INPUT OPTOCOUPLER
PC844A NPN-OUTPUT AC-INPUT OPTOCOUPLER
PC844X PHOTOCOUPLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC8245MTPU300D 制造商:e2v Aerospace & Defense 功能描述:MPU MPC82xx RISC 32-Bit 0.25um 300MHz 3.3V 352-Pin TBGA 制造商:e2v technologies 功能描述:MPU MPC82XX RISC 32BIT 0.25UM 300MHZ 3.3V 352TBGA - Trays
PC8245MTPU333D 制造商:e2v Aerospace & Defense 功能描述:MPU MPC82xx RISC 32-Bit 0.25um 333MHz 3.3V 352-Pin TBGA 制造商:e2v technologies 功能描述:MPU MPC82XX RISC 32BIT 0.25UM 333MHZ 3.3V 352TBGA - Trays
PC8245MTPU350D 制造商:e2v technologies 功能描述:PC8245MTPU350D - Trays
PC824A 功能描述:PHOTOCOUPLER 2CH AC INPUT 8-DIP RoHS:否 類別:隔離器 >> 光隔離器 - 晶體管,光電輸出 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 通道數(shù):2 輸入類型:DC 電壓 - 隔離:2500Vrms 電流傳輸比(最小值):7% @ 16mA 電流傳輸比(最大):50% @ 16mA 輸出電壓:20V 電流 - 輸出 / 通道:8mA 電流 - DC 正向(If):25mA Vce飽和(最大):- 輸出類型:有 Vcc 的晶體管 安裝類型:通孔 封裝/外殼:8-DIP(0.400",10.16mm) 包裝:管件 其它名稱:HCPL-2530W
PC825 功能描述:PHOTOCOUPLER 2CH DARL OUT 8-DIP RoHS:否 類別:隔離器 >> 光隔離器 - 晶體管,光電輸出 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 通道數(shù):2 輸入類型:DC 電壓 - 隔離:2500Vrms 電流傳輸比(最小值):7% @ 16mA 電流傳輸比(最大):50% @ 16mA 輸出電壓:20V 電流 - 輸出 / 通道:8mA 電流 - DC 正向(If):25mA Vce飽和(最大):- 輸出類型:有 Vcc 的晶體管 安裝類型:通孔 封裝/外殼:8-DIP(0.400",10.16mm) 包裝:管件 其它名稱:HCPL-2530W