- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299624 > PC28F640J3F75A 4M X 16 FLASH 2.7V PROM, PBGA64 PDF資料下載
參數(shù)資料
| 型號： | PC28F640J3F75A |
| 元件分類： | PROM |
| 英文描述： | 4M X 16 FLASH 2.7V PROM, PBGA64 |
| 封裝： | LEAD FREE, BGA-64 |
| 文件頁數(shù)： | 25/66頁 |
| 文件大?。?/td> | 740K |
| 代理商： | PC28F640J3F75A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
March 2010
Datasheet
208032-02
31
Numonyx Embedded Flash Memory (J3 65 nm) Single Bit per Cell (SBC)
8.1
Bus Reads
Reading from flash memory outputs stored information to the processor or chipset, and
does not change any contents. Reading can be performed an unlimited number of
times. Besides array data, other types of data such as device information and device
status is available from the flash.
To perform a bus read operation, CEx (refer to Table 17 on page 30) and OE# must be
asserted. CEx is the device-select control; when active, it enables the flash memory
device. OE# is the data-output control; when active, the addressed flash memory data
is driven onto the I/O bus. For all read states, WE# and RP# must be de-asserted. See
8.1.1
Asynchronous Page Mode Read
Unlike J3 130nm devices, J3 65 nm SBC device provides Eight-Word Asynchronous
Page mode only. Array data can be sensed up to eight words (16 Bytes) at a time. This
is the default mode on power-up or reset.
On J3 130nm devices, the Set Enhanced Configuration Register command is used to
enable Eight-Word Page mode upon power-up or reset, however this has no effect on J3
65 nm SBC device anymore.
After the initial access delay, the first word out of the page buffer corresponds to the
initial address. Address bits A[3:1] determine which word is output from the page
buffer for a x16 bus width, and A[3:0] determine which byte is output from the page
buffer for a x8 bus width. Subsequent reads from the device come from the page
buffer. These reads are output on DQ[15:0] for a x16 bus width and DQ[7:0] for a x8
bus width after a minimum delay as long as A[3:0].
Data can be read from the page buffer multiple times, and in any order.If address bits
A[MAX:4] change at any time, or if CEx# is toggled, the device will sense and load new
data into the page buffer. Asynchronous Page mode is the default read mode on power-
up or reset.
To perform a Page mode read after any other operation, the Read Array command must
be issued to read from the flash array. Asynchronous Page mode reads are permitted in
all blocks and are used to access register information. During register access, only one
word is loaded into the page buffer.
8.1.1.1
Enhanced Configuration Register
The Enhanced Configuration Register (ECR) is a volatile storage register that when
addressed by the Set ECR command can select between Four-Word Page mode and
Eight-Word Page mode on J3 130nm devices, however this has no effect on J3 65 nm
SBC device anymore.
The ECR is volatile; all bits will be reset to default values when RP# is deasserted or
power is removed from the device. To modify ECR settings, use the Set ECR command.
The Set ECR command is written along with the configuration register value, which is
placed on the lower 16 bits of the address bus A[16:1]. This is followed by a second
write that confirms the operation and again presents the ECR data on the address bus.
After executing this command, the device returns to Read Array mode.
The ECR is shown in Table 18. 8-word page mode Command Bus-Cycle is captured in
Table 19 for backward compatibility reasons.
Note:
If the 8-word Asynchronous Page mode is used on J3 65 nm SBC, a Clear Status
Register command must be executed after issuing the Set ECR command.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC612B | 64 CONTACT(S), MALE, RIGHT ANGLE TWO PART EURO CONNECTOR, SOLDER |
| PC612B/2 | 32 CONTACT(S), MALE, RIGHT ANGLE TWO PART EURO CONNECTOR, SOLDER |
| PC612C | 96 CONTACT(S), MALE, RIGHT ANGLE TWO PART EURO CONNECTOR, SOLDER |
| PC612C/2 | 48 CONTACT(S), MALE, RIGHT ANGLE TWO PART EURO CONNECTOR, SOLDER |
| PC612D | 32 CONTACT(S), MALE, RIGHT ANGLE TWO PART EURO CONNECTOR, SOLDER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC28F640J3F75B | 制造商:Micron Technology Inc 功能描述:PARALLEL NOR - Tape and Reel |
| PC28F640J3F75B TR | 制造商:Micron Technology Inc 功能描述:IC FLASH 64MBIT 75NS TBGA |
| PC28F640J3F75D | 制造商:Micron Technology Inc 功能描述:NUMONYX EMBEDDED FLASH MEMORY (J3 65NM) SINGLE BIT PER CELL (SBC) 制造商:Micron Technology Inc 功能描述:NOR Flash Parallel 3V/3.3V 64Mbit 8M/4M x 8bit/16bit 75ns 64-Pin EBGA T/R 制造商:Micron Technology Inc 功能描述:PARALLEL NOR - Tape and Reel 制造商:Micron Technology 功能描述:NOR Flash Parallel 3V/3.3V 64Mbit 8M/4M x 8bit/16bit 75ns 64-Pin EBGA T/R 制造商:Micron Technology 功能描述:NUMONYX EMBEDDED FLASH MEMORY (J3 65NM) SINGLE BIT PER CELL (SBC) |
| PC28F640J3F75E | 制造商:Micron Technology Inc 功能描述:PARALLEL NOR - Trays |
| PC28F640P30B85 | 制造商:Intel 功能描述:MM#873919 64MB FLASH SOLD->NUM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。