參數(shù)資料
型號： OX16PCI952-TQFP-A
廠商： Electronic Theatre Controls, Inc.
英文描述： Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface
中文描述： 集成高性能的雙UART，并行端口和5.0V PCI接口
文件頁數(shù)： 41/76頁
文件大?。?/td> 1386K
代理商： OX16PCI952-TQFP-A
750 (normal) mode:
logic 0
CTS/RTS flow control disabled.
logic 1
CTS/RTS flow control enabled.
In non-enhanced mode, this bit enables the CTS/RTS out-
of-band flow control.
MCR[6]: IrDA mode
logic 0
Standard serial receiver and transmtter data
format.
logic 1
Data will be transmtted and received in IrDA
format.
This function is only available in Enhanced mode. It
requires a 16x clock to function correctly.
MCR[7]: Baud rate prescaler select
logic 0
Normal (divide by 1) baud rate generator
prescaler selected.
logic 1
Divide-by-“M+N/8”
prescaler selected.
where M & Nare programmed in CPR (ICR offset 0x01).
After a hardware reset, CPR defaults to 0x20 (divide-by-4)
and MCR[7] is reset. User writes to this flag will only take
effect in Enhanced mode. See section 7.9.1.
DataSheet Revision 1.1
Page 41
OX16PCI952
OXFORD SEMICONDUCTOR LTD.
baud
rate
generator
7.7.2
MSR[0]: Delta CTS#
Indicates that the CTS#input has changed since the last
time the MSR was read.
MSR[1]: Delta DSR#
Indicates that the DSR#input has changed since the last
time the MSR was read.
MSR[2]: Trailing edge RI#
Indicates that the RI#input has changed fromlow to high
since the last time the MSR was read.
MSR[3]: Delta DCD#
Indicates that the DCD#input has changed since the last
time the MSR was read.
MSR[4]: CTS
This bit is the complement of the CTS#input. It is
equivalent to RTS (MCR[1]) in internal loop-back mode.
MSR[5]: DSR
This bit is the complement of the DSR#input. It is
equivalent to DTR (MCR[0]) in internal loop-back mode.
MSR[6]: RI
This bit is the complement of the RI#input. In internal loop-
back mode it is equivalent to the internal OUT1.
MSR[7]: DCD
This bit is the complement of the DCD#input. In internal
loop-back mode it is equivalent to the internal OUT2.
Modem Status Register ‘MSR’
7.8
Other Standard Registers
7.8.1
The divisor latch registers are used to programthe baud
rate divisor. This is a value between 1 and 65535 by which
the input clock is divided by in order to generate serial
baud rates. After a hardware reset, the baud rate used by
the transmtter and receiver is given by:
InputClock
Baudrate
16
Where divisor is given by DLL + ( 256 x DLM ). More
flexible baud rate generation options are also available.
See section 7.10 for full details.
Divisor Latch Registers ‘DLL & DLM
Divisor
*
=
7.8.2
The scratch pad register does not affect operation of the
rest of the UART in any way and can be used for
temporary data storage. The register may also be used to
define an offset value to access the registers in the
Indexed Control Register set. For more information on
Indexed Control registers see sections 7.2 and 7.11.
Scratch Pad Register ‘SPR’
相關PDF資料
PDF描述
OX16PCI954 Integrated Quad UART and PCI interface
OX16PCI954-TQC60-A Integrated Quad UART and PCI interface
OX4240 OCXO
OX1040 OCXO
OX1041 OCXO
相關代理商/技術參數(shù)
參數(shù)描述
OX16PCI954 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated Quad UART and PCI interface
OX16PCI954_05 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated Quad UART and PCI interface
OX16PCI954-TQA1G 功能描述:外圍驅動器與原件 - PCI PCI bridge to quad serial & para. port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
OX16PCI954-TQC60-A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Integrated Quad UART and PCI interface
OX16PCI954-TQC60-A1 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated Quad UART and PCI interface
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*