- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383727 > OX16PCI952-TQFP-A (Electronic Theatre Controls, Inc.) Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface PDF資料下載
參數(shù)資料
| 型號： | OX16PCI952-TQFP-A |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Integrated High Performance Dual UARTs, Parallel Port and 5.0v PCI interface |
| 中文描述： | 集成高性能的雙UART，并行端口和5.0V PCI接口 |
| 文件頁數(shù)： | 26/76頁 |
| 文件大?。?/td> | 1386K |
| 代理商： | OX16PCI952-TQFP-A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
DataSheet Revision 1.1
Page 26
OX16PCI952
OXFORD SEMICONDUCTOR LTD.
The device driver can optionally assert/de-assert any of its
selected (design dependent) MIO pins to switch-off VCC,
disable other external clocks, or activate shutdown modes.
The device can only issue a wakeup request (a power
management event, PME#) if it is enabled by this function’s
PME_En bit, bit8 of the PCI Power Management Register
PMCSR. PME# assertion, is immediate and does not use
the powerdown filter timer. It operates even if the
powerdown filter time is set to disabled.
Like powerdown, wakeup requests for function 0 can be
generated by up to 4 sources: by each of the internal
UARTs and either of the 2 Multi-purpose MIO pins (when
they are associated with function 0). The means to
generate wakeup events fromthese sources will have been
setup prior to placing this function into the powerdown
states D2 or D3 (including setting of the PME_En bit).
For the case of each UART, when the device (function 0) is
in the powerstate D3, only activity on the channel’s RI line
(the trailing edge of a pulse) will generate a wakeup event.
When the device (function 0) is in the power-state D2, then
wake-ups are configurable. In this case, a change in the
state of any modemline (which is enabled by a 16C950-
specific mask bit) or a change in the state of the serial input
line (again, if enabled by a 16C950-specific mask bit) can
issue a wake up request on the PME#pin
. It is worth noting
that after a hardware reset all of these mask bits are
cleared to enable wake up assertion fromall modemlines
and the SIN line when in the powerstate D2
. As the wake
up operation fromD2 requires at least one mask bit to be
enabled, the device driver can for example disable the
masks with the exception of the Ring Indicator, so only a
modemring can wake up the computer. In the case for a
wake up request fomthe serial input line EXT_DATA_IN
(fromthe power state D2) then the clock for that channel is
turned on so serial data framng can be maintained.
For the case of the MIO pins (associated with function 0),
the state of the MIO pins that results in wakeup requests is
determned by the settings in the local configuration
register MIC. The wakeup behaviour for these pins, unlike
the UARTs, is not dependent upon the powerstates D2 or
D3. As soon as the correct logic is invoked then a power
management event(wakeup) is asserted.
When function 0 issues a wake up request, either fromthe
UARTs or the MIO pins, the PME_Status bit in this
functions PCI power management registers (PMCSR[15])
will be set. This is a sticky bit which will only be cleared by
writing a ‘1’ to it. While PME_En (PMCSR[8]) remains set,
the PME_Status will continue to assert the PME# pin to
informthe device driver that a power management wake up
event has occurred. After a wake up event is signalled, the
device driver is expected to return this function to the D0
power-state.
6.6.2
Power Management of Function 1
Provided that the necessary controls have been set in the
device’s local configuration registers (MIC, and GIS), only
the 2 multi_purpose (MIO) pins can be programmed to
issue powerdown requests and/or ‘wakeup’ requests
(power management events), for function 1.
The parallel
port is not capable of issuing a powerdown request or
power management events but can be placed in a low
power state through power management involving the MIO
pins.
When either or both of the MIO pins are associated with
function 1, then the state of the MIO pin(s) that issues a
powerdown request is controlled by the MIC register.
This
state can be the same MIO state that asserts function 1’s
interrupt pin for normal functionality.
The assertion of the
MIO pins will result in a function 1 powerdown request
being made immediately.
Unlike the case when the MIO
pins are associated with function 0, there is no powerdown
filtering time associated with function 1.
The powerdown request can be issued on the functions
interrupt pin, if this option is enabled.
Alternatively, the
device driver can poll function 1’s powerdown status field in
the local configuration register GIS[23] to determne a
powerdown request.
Upon a power down interrupt, the device driver can change
the power-state of the device (function 1) as required. Note
that the power-state of function 1 is only changed by the
device driver and at no point will the OX16PCI952 change
its own power state. The powerdown interrupt merely
informs the device driver that this logical function is ready
for power down. Before placing the device into the lower
power states, the driver must provide the means for the
function to generate a ‘wakeup (power management)
event.
Whenever the device driver changes function 1’s power-
state to state D2 or D3, the device takes the following
actions:
Parallel Port placed in low power mode.
PCI interrupts are disabled regardless of the values
contained in the GIS registers.
Access to I/O or Memory BARs is disabled.
However, access to the configuration space is still enabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OX16PCI954 | Integrated Quad UART and PCI interface |
| OX16PCI954-TQC60-A | Integrated Quad UART and PCI interface |
| OX4240 | OCXO |
| OX1040 | OCXO |
| OX1041 | OCXO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OX16PCI954 | 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated Quad UART and PCI interface |
| OX16PCI954_05 | 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated Quad UART and PCI interface |
| OX16PCI954-TQA1G | 功能描述:外圍驅(qū)動器與原件 - PCI PCI bridge to quad serial & para. port RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| OX16PCI954-TQC60-A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Integrated Quad UART and PCI interface |
| OX16PCI954-TQC60-A1 | 制造商:OXFORD 制造商全稱:OXFORD 功能描述:Integrated Quad UART and PCI interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。