參數(shù)資料
型號(hào)： ORLI10G3BM680-DB
廠商： LATTICE SEMICONDUCTOR CORP
元件分類： FPGA
英文描述： FPGA, 1296 CLBS, 333000 GATES, PBGA680
封裝： PLASTIC, FBGA-680
文件頁(yè)數(shù)： 2/78頁(yè)
文件大小： 1689K
代理商： ORLI10G3BM680-DB
Lattice Semiconductor
ORCA ORLI10G Data Sheet
10
ORLI10G Overview
Device Layout
The ORLI10G FPSC provides a high-speed transmit and receive line interface combined with FPGA logic. The
device is based on the 1.5 V OR4E04 FPGA. The ORLI10G consists of an embedded backplane transceiver core
and a full OR4E04 36x36 FPGA array.
The ORLI10G is a line interface device that contains an FPGA base array, a 10 Gbits/s line interface block, and
programmable PLLs to do the overhead clock rate conversions on a single monolithic chip. The embedded portion
includes:
Line Interface: This consists of a 16-bit LVDS receive data bus and a 16-bit LVDS transmit bus operating up to
850 Mbits/s per input/output pair. Each 4-bit LVDS I/O has a high-speed LVDS clock (operating up to 850 MHz)
associated with it. The bit order (i.e. whether bit 0 is the most signicant or least signicant bit) of the 16-bit trans-
mitted and received busses can be dened separately in the user's programmable logic netlist that interfaces to
the embedded core so that any required interface standard can be met.
MUX/deMUX: This performs the MUXing and deMUXing between the high-speed line interface data operating at
the line rate and system data operating at 1/4 or 1/8 the line rate.
On-board PLLs: This is used to align system-side data with the line-side data, which is at a slightly higher data
bandwidth than the system data because of the addition of overhead due to encoding.
Figure 2 shows the ORLI10G block diagram.
10G Mode
The ORLI10G can operate in one of two data modes: 10G mode or Quad 2.5G mode.
In 10G (or single-channel) mode, all 16 LVDS transmit data outputs are assumed to be one data bus with one
LVDS clock provided off chip for the data. Likewise, all 16 LVDS receive data inputs are assumed to be one data
bus with one LVDS input clock provided for the data.
Transmit Path
In 10G mode, the transmit data from the FPGA logic is passed to the embedded core as a single 128- or 64-bit bus.
An off-chip transmit reference clock is divided down in the core by 8 (for 128-bit to 16-bit MUX) or by 4 (for 64-bit to
16-bit MUX). All four transmit clock outputs are therefore synchronized.
Receive Path
The 16-bit receive data is deMUXed in the embedded core to a single 128-bit or 64-bit data bus and passed to the
FPGA logic. The lowest-order LVDS input clock (rx_clk_in[0]) is used as the receive clock for all 16 data bits (the
other three LVDS input clock pairs should be left unconnected). This clock is divided down in the core by 8 (for 16-
bit to 128-bit deMUX) or by 4 (for 16-bit to 64-bit deMUX) and passed to the FPGA logic with the data.
The ORLI10G supports transmit and receive data rates up to 850 Mbits/s. Therefore, the total data rate for this
mode is 850 Mbits/s x 16 or 13.6 Gbits/s.
2.5G Mode
In 2.5G (or quad-channel) mode, the 16 LVDS receive data inputs are assumed to be four independent 4-bit data
buses with four LVDS asynchronous input clocks provided for each data bus. There is no 2.5 G mode in the trans-
mit direction for the ORLI10G device.
Receive Path
Each of the four 4-bit receive data buses are deMUXed in the embedded core to one of four independent 32- or 16-
bit data buses and passed to the FPGA logic. The four receive clock inputs are divided down in the core by 8 (for
each 4- to 32-bit deMUX) or by 4 (for each
相關(guān)PDF資料
PDF描述
ORT82G5-1BM680 FPGA, 1296 CLBS, 380000 GATES, PBGA680
ORT82G5-2BM680 FPGA, 1296 CLBS, 380000 GATES, PBGA680
ORT82G5-3BM680 FPGA, 1296 CLBS, 380000 GATES, PBGA680
OS10040280G-012 FIBER OPTIC RECEIVER, 1290-1600nm, PANEL MOUNT, FC/APC CONNECTOR
OT-WBSC-Y-A-10-X-9-M-3-05-FA FIBER OPTIC SPLITTER/COUPLER, 1X2PORT, 10.0, PANEL MOUNT, FC/APC CONNECTOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ORLI10G-3BMN680C 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 10368 LUT 316 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
ORLI10G5-FPSC-EV 功能描述:可編程邏輯 IC 開發(fā)工具 ORCA ORLI10G5 FPSC Eval Brd RoHS:否 制造商:Altera Corporation 產(chǎn)品:Development Kits 類型:FPGA 工具用于評(píng)估:5CEFA7F3 接口類型: 工作電源電壓:
ORM0200-03600 N-70 制造商:SMC Corporation of America 功能描述:O-RING
ORM120A110 制造商:Ssac 功能描述:
ORMC615-04 制造商:ORTRONICS 功能描述:ORTRONICS: 15FT, CAT 6 JUMPERS, YELLOW
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*