參數(shù)資料
型號: OR4E10
廠商: Lineage Power
英文描述: Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
中文描述: 現(xiàn)場可編程門陣列(現(xiàn)場可編程門陣列)
文件頁數(shù): 111/132頁
文件大?。?/td> 2667K
代理商: OR4E10
Lucent Technologies Inc.
111
Preliminary Data Sheet
August 2000
ORCA Series 4 FPGAs
Ball
Bank
Pad
Function
Pair*
Differential
AK14
AP12
AP13
AL13
AN13
AP14
AK15
AN14
AM14
AK16
AL14
AP15
AL15
AN15
AN16
AK17
AL16
AM16
AP16
AN17
AL17
AM17
AM18
AN18
AL18
AL19
AK18
AM19
AN19
AP20
AN20
AL20
BL
BL
BL
BL
BL
BL
BL
BL
BL
BL
BL
BL
BL
BC
BC
BC
BC
BC
BC
BC
BC
BC
BC
BC
BC
BC
BC
BC
BC
BC
BC
BC
PB15D
PB16C
PB16D
PB17C
PB17D
PB18C
PB18D
PB19A
PB19C
PB19D
PB20A
PB20C
PB20D
PB21A
PB21C
PB21D
PB22A
PB22C
PB22D
PB23A
PB23B
PB23C
PB23D
PB24B
PB24A
PB24C
PB24D
PB25C
PB25D
PB26C
PB26D
PB27A
D26
D27
VREF
D28
D29
D30
VREF
D31
VREF
PBCK0T
PBCK0C
VREF
VREF
L27C_D2
L28T_A0
L28C_A0
L29T_A1
L29C_A1
L30T_D3
L30C_D3
L31T_D1
L31C_D1
L32T_A2
L32C_A2
L1T_D2
L1C_D2
L2T_A1
L2C_A1
L3T_A1
L3C_A1
L4T_A0
L4C_A0
L5C_A1
L5T_A1
L6T_D0
L6C_D0
L7T_A0
L7C_A0
L8T_A0
L8C_A0
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
COMPLEMENT
TRUE
TRUE
COMPLEMENT
TRUE
COMPLEMENT
TRUE
COMPLEMENT
Pin Information
(continued)
Table 46. OR4E6 680-Pin PBGAM Pinout
(continued)
* Differential pairs and physical locations are numbered within each bank (e.g., L19C_A0 is ninteenth pair in an associated bank). The C indi-
cates complementary differential whereas a T indicates true differential. The _A0 indicates the physical location is adjacent balls in either hor-
zontal/vertical direction. Other physical indicators are as follows:
_A1 indicates one ball between pairs.
_A2 indicates two balls between pairs.
_D0 indicates balls are diagonally adjacent.
_D1 indicates diagonally adjacent separated by one physical ball.
相關(guān)PDF資料
PDF描述
OR4E14 Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
OR4E2 Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
OR4E4 Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
OR4E6 Field-Programmable Gate Arrays(現(xiàn)場可編程門陣列)
ORT4622 Field-Programmable System Chip (FPSC) Four Channel x 622 Mbits/s Backplane Transceiver(現(xiàn)場可編程系統(tǒng)芯片(四通道x 622 M位/秒背板收發(fā)器))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR4E14 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field-Programmable Gate Arrays
OR4E2 制造商:AGERE 制造商全稱:AGERE 功能描述:Field-Programmable Gate Arrays
OR4E2-1BA256 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E2-1BA352 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
OR4E2-1BA416 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA