參數(shù)資料
型號: MT47H128M8HQ-187ELAT:E
元件分類: DRAM
英文描述: 128M X 8 DDR DRAM, 0.35 ns, PBGA60
封裝: 8 X 11.50 MM, ROHS COMPLIANT, FBGA-60
文件頁數(shù): 65/133頁
文件大?。?/td> 9170K
Table 11: AC Operating Specifications and Conditions (Continued)
Not all speed grades listed may be supported for this device; refer to the title page for speeds supported; Notes: 1–5 apply to the entire table;
VDDQ = +1.8V ±0.1V, VDD = +1.8V ±0.1V
AC Characteristics
-187E
-25E
-25
-3E
-3
-37E
-5E
Units Notes
Parameter
Symbol
Min
Max
Min Max Min Max Min Max Min Max Min Max Min Max
Self
Refresh
Exit SELF REFRESH
to nonREAD
command
tXSNR
MIN limit = tRFC (MIN) + 10
MAX limit = n/a
ns
Exit SELF REFRESH
to READ command
tXSRD
MIN limit = 200
MAX limit = n/a
tCK
Exit SELF REFRESH
timing reference
tISXR
MIN limit = tIS
MAX limit = n/a
ps
Power-Down
Exit active
power-
down to
READ
command
MR12
= 0
tXARD
3
2
2
2
2
2
2
tCK
MR12
= 1
10 - AL
8 - AL
8 - AL
7 - AL
7 - AL
6 - AL
6 - AL
tCK
Exit precharge
power-down to any
nonREAD
command
tXP
3
2
2
2
2
2
2
tCK
CKE MIN HIGH/
LOW time
tCKE
MIN = 3
MAX = n/a
tCK
1Gb:
x4,
x8,
x16
DDR2
SDRAM
AC
Timing
Operating
Specifications
PDF:
09005aef821ae8bf
1GbDDR2.pdf
Rev.
S
10/09
EN
37
Micron
Technology,
Inc.
reserves
the
right
to
change
products
or
specifications
without
notice.
2004
Micron
Technology,
Inc.
All
rights
reserved.
相關PDF資料
PDF描述
MT48LC2M32B1TG-7 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
MT48LC32M4A2P-7ELIT:G 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
MT55L256L18FT-12TR 256K X 18 ZBT SRAM, 9 ns, PQFP100
MT55L256L32FT-12 256K X 32 ZBT SRAM, 9 ns, PQFP100
MT55L512V18PF-6 512K X 18 ZBT SRAM, 3.5 ns, PBGA165
相關代理商/技術參數(shù)
參數(shù)描述
MT47H128M8HQ-25AT 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM
MT47H128M8HQ-25EAT 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM