參數(shù)資料
型號: MT47H128M8HQ-187ELAT:E
元件分類: DRAM
英文描述: 128M X 8 DDR DRAM, 0.35 ns, PBGA60
封裝: 8 X 11.50 MM, ROHS COMPLIANT, FBGA-60
文件頁數(shù): 127/133頁
文件大?。?/td> 9170K
Figure 45: READ Latency
READ
NOP
Bank a,
Col n
CK
CK#
Command
Address
DQ
DQS, DQS#
DO
n
DO
n
T0
T1
T2
T3
T4n
T5n
T4
T5
CK
CK#
Command
READ
NOP
Address
Bank a,
Col n
RL = 3 (AL = 0, CL = 3)
DQ
DQS, DQS#
DO
n
T0
T1
T2
T3
T3n
T4n
T4
T5
CK
CK#
Command
READ
NOP
Address
Bank a,
Col n
RL = 4 (AL = 0, CL = 4)
DQ
DQS, DQS#
T0
T1
T2
T3
T3n
T4n
T4
T5
AL = 1
CL = 3
RL = 4 (AL = 1 + CL = 3)
Don’t Care
Transitioning Data
Notes: 1. DO n = data-out from column n.
2. BL = 4.
3. Three subsequent elements of data-out appear in the programmed order following
DO n.
4. Shown with nominal tAC, tDQSCK, and tDQSQ.
1Gb: x4, x8, x16 DDR2 SDRAM
READ
PDF: 09005aef821ae8bf
1GbDDR2.pdf – Rev. S 10/09 EN
93
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
相關PDF資料
PDF描述
MT48LC2M32B1TG-7 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
MT48LC32M4A2P-7ELIT:G 32M X 4 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
MT55L256L18FT-12TR 256K X 18 ZBT SRAM, 9 ns, PQFP100
MT55L256L32FT-12 256K X 32 ZBT SRAM, 9 ns, PQFP100
MT55L512V18PF-6 512K X 18 ZBT SRAM, 3.5 ns, PBGA165
相關代理商/技術參數(shù)
參數(shù)描述
MT47H128M8HQ-25AT 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM
MT47H128M8HQ-25EAT 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DDR2 SDRAM