
Hardware Description
MFC 2000 Multifunctional Peripheral Controller 2000
100723A
Conexant
24-9
Address:
ARM Bus Interface
Interrupt Enable
(ABIIrqEnable)
$01FF8285
Address:
ARM Bus Interface
Interrupt Enable
(ABIIrqEnable)
$01FF8284
Bit 15
(Not Used)
Bit 14
(Not Used)
Bit 13
(Not Used)
Bit 12
(Not Used)
Bit 11
(Not Used)
Bit 10
(Not Used)
Bit 9
(Not Used)
Bit 8
(Not Used)
Default:
Rst. Value
xxh
Read Value
00h
Bit 7
(Not Used)
Bit 6
(Not Used)
Bit 5
Bit 4
VSI
Overrrun
Interrupt
Enable
Bit 3
Deferred
Access
Interrupt
Enable
Bit 2
C2A DMA
Interrupt
Enable
Bit 1
Bit 0
Video/ Scan
DMA
Interrupt
Enable
Default:
Rst Value
xx000000b
Read Value
00h
Countach
Interrupt
Enable
Countach
DMA
Interrupt
Enable
Bit 15-6
Bit 5
Not used
Enables interrupt when the Countach has interrupted the ARM Bus via
the IRQP or IRQP2 signals.
Enables interrupt when the second VSI ping-pong buffer has been
filled before the first has been emptied, indicating in loss of data.
Deferred Access Interrupt Enable
Countach Interrupt Enable
Bit 4
VSI Overrun Interrupt Enable
Bit 3
Enables interrupt when a deferred access to/from scratch pad or
SDRAM has completed.
Enables interrupt when C2A (SDRAM to Arm Bus System) block size
has been reached.
Bit 2
C2A DMA Interrupt Enable
Bit 1
Countach DMA Interrupt Enable
Enables interrupt when DMA operation specified by Countach scratch
pad parameters has completed.
Enables interrupt when two-dimensional DMA from Video/Scan
Interface to SDRAM has completed (two fields) or one scan line has
been completed.
Bit 0
Video/Scan DMA Interrupt
Address:
ARM Bus Interface
Countach Control (W)
(ABICountachCtrl)
$01FF8287
Address:
ARM Bus Interface
Countach Control (W)
(ABICountachCtrl)
$01FF8286
Bit 15
(Not Used)
Bit 14
(Not Used)
Bit 13
(Not Used)
Bit 12
(Not Used)
Bit 11
(Not Used)
Bit 10
(Not Used)
Bit 9
(Not Used)
Bit 8
(Not Used)
Default:
Rst. Value
xxh
Read Value
00h
Bit 7
(Not Used)
Bit 6
(Not Used)
Bit 5
Countach
Interrupt
Bit 4
Reset
Countach
Bus
Subsystem
(W)
Bit 3
Start
Countach
DMA (W)
Bit 2
Abort
Countach
DMA (W)
Bit 1
Bit 0
Interrupt
Countach
Subsystem
(W)
Default:
Rst Value
xxxx0000b
Read Value
00h
Source
Reset
Countach
Subsystem
(W)
Bit 15-6
Bit 5
Not used
This bit selects which interrupt output from the Countach DSP
Subsystem is used to interrupt the ARM via the Countach Interrupt bit
in the ARM Bus Interface Interrupt Status Register. A value of 0
selects the IRQP signal and a value of 1 selects the IRQP2 signal.
Countach Interrupt Source
Bit 4
Reset Countach Bus Subsystem
Writing a one to this bit resets the entire Countach Bus Subsystem
(CBSS.)