
MFC2000 Multifunctional Peripheral Controller 2000
Hardware Description
12-10
Conexant
100723A
Address:
Step Clock Register
(SStepClk)
01FF8851
Bit 15
(Not Used)
Bit 14
(Not Used)
Bit 13
(Not Used)
Bit 12
(Not Used)
Bit 11
(Not Used)
Bit 10
(Not Used)
Bit 9
(Not Used)
Bit 8
(Not Used)
Default:
Rst. Value
xxh
Read Value
00h
Default:
Rst. Value
xxx00000b
Read Value
00h
Address:
Step Clock Register
(SStepClk)
01FF8850
Bit 7
(Not Used)
Bit 6
(Not Used)
Bit 5
(Not Used)
Bit 4
bit 4 of the
step clock
divider
Bit 3
bit 3 of the
step clock
divider
Bit 2
bit 2 of the
step clock
divider
Bit 1
bit 1 of the
step clock
divider
Bit 0
bit 0 of the
step clock
divider
STEPCLK = ICLK/(8 * (n+1)), n (bit[4:0] of the step clock divider): from 0 to 31
Address:
Step Control
Register
(SStepCtrl)
01FF8051
Address:
Step Control
Register
(SStepCtrl)
01FF8050
Bit 15
I31
Bit 14
I30
Bit 13
I21
Bit 12
I20
Bit 11
I11
Bit 10
I10
Bit 9
DI1
Bit 8
DI0
Default:
Rst. Value
FFh
Read Value
FFh
Default:
Rst. Value
x0000000b
Read Value
00h
Bit 7
(Not Used)
Bit 6
SMI Output
Select
Bit 5
Scan Motor
Power
Control
Bit 4
MSINT0
Sync
0: disabled
1: enabled
Bit 3
Stepping
Mode
0: full step
1: half step
Bit 2
Motor
Direction
0: CW 1:
CCW
Bit 1
Step Enable
0: disable
1: enable
Bit 0
STEPIRQ
Clear
1:clear
Bits 15-14
The third current control values go out to the scan current control pins
(SMI1 and SMI0) within one step time period.
The second current control values go out to the scan current control
pins (SMI1 and SMI0) within one step time period.
The first current control values go out to the scan current control pins
(SMI1 and SMI0) within one step time period.
The default current control values go out to the scan current control
pins (SMI1 and SMI0) when the motor stepping is disabled and
SM[3:0] is used for motor control.
Control which signal output to PM[3:2] pins (SMI[1:0] output signals or
PM[3]/GPO[3] and PM[2]/GPO[2] output signals).
Bits 13-12
Bits 11-10
Bits 9-8
Bits 6
0: Output PM[3]/GPO[3] and PM[2]/GPO[2] signals, 1: Output SMI[1:0]
signals.
Address:
Step Timer Register
(SStepTimer)
01FF8053
Bit 15
(Not Used)
Bit 14
(Not Used)
Bit 13
bit 13 of the
step timer
Bit 12
bit 12 of the
step timer
Bit 11
bit 11 of the
step timer
Bit 10
bit 10 of the
step timer
Bit 9
bit 9 of the
step timer
Bit 8
bit 8 of the
step timer
Default:
Rst. Value
00h
Read Value
00h
Default:
Rst. Value
00h
Read Value
00h
Address:
Step Timer Register
(SStepTimer)
01FF8052
Bit 7
bit 7 of the
step timer
Bit 6
bit 6 of the
step timer
Bit 5
bit 5 of the
step timer
Bit 4
bit 4 of the
step timer
Bit 3
bit 3 of the
step timer
Bit 2
bit 2 of the
step timer
Bit 1
bit 1 of the
step timer
Bit 0
bit 0 of the
step timer
The Time interval between two adjacent step pulses = (n+1)/STEPCLK, n (bit[13:0] of the step timer): from 0
to 16383