參數(shù)資料
型號(hào): MC68HC05SB7
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
封裝: MO-150, SSOP-28
文件頁數(shù): 128/170頁
文件大?。?/td> 2161K
代理商: MC68HC05SB7
GENERAL RELEASE SPECIFICATION
August 27, 1998
MOTOROLA
CORE TIMER
MC68HC05SB7
9-4
REV 2.1
Power on clears the entire counter chain and begins clocking the counter. After
the startup delay (16 or 4064 internal clock cycles) the power on reset circuit is
released, clearing the counter again and allowing the MCU to come out of reset.
Each count of the timer counter register takes eight oscillator cycles or four cycles
of the internal clock. A timer overow function at the eighth counter stage allows a
timer interrupt every 1024 internal clock cycles.
9.3
COP WATCHDOG
Four counter stages at the end of the Core Timer make up the computer operating
properly (COP) watchdog. The COP watchdog timeout period is shown in Table 9-
A timeout of the COP watchdog generates a COP reset. The COP watchdog is
part of a software error detection system and must be cleared periodically to start
a new timeout period. To clear the COP watchdog and prevent a COP reset, write
a logic “0” to the COPC bit of the COP register at location $1FF0.
COPC — COP Clear
COPC is a write-only bit. Periodically writing a logic zero to COPC prevents the
COP watchdog from resetting the MCU. Reset clears the COPC bit.
1 =
No effect on system.
0 =
Reset COP watchdog timer.
The COP Watchdog reset will assert the pulldown device to pull the RESET pin
low for three to four clock cycles of the internal bus clock.
After a POR or reset, the COP watchdog is disabled. It is enabled b writing a logic
“1” to the COPON bit in the Miscellaneous Control Register (see Figure 9-5).
Once enabled, the COP watchdog can only be disabled by a POR or reset.
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
COPR
R
00000000
$1FF0
W
COPC
reset:
UUUUUUU
0
U = UNAFFECTED BY RESET
Figure 9-4. COP Watchdog Register (COPR)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
MCR
R
TSEN
LVRON
0
SCLK
CSSEL
TCSEL
ESVEN
SMINLEV
$000B
W
COPON
reset:
01000000
U = UNAFFECTED BY RESET
Figure 9-5. Miscellaneous Control Register (MCR)
相關(guān)PDF資料
PDF描述
MC68HC705SB7 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HC05SU3AB 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP42
MC68HC05T2P 8-BIT, MROM, MICROCONTROLLER, PDIP40
MC68HC08AS32CFN 8-BIT, EEPROM, 8.4 MHz, MICROCONTROLLER, PQCC52
MC68HC08AS32VFN 8-BIT, EEPROM, 8.4 MHz, MICROCONTROLLER, PQCC52
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05SC24 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Secure 8-bit microcomputer with EEPROM
MC68HC05SR3 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller Units
MC68HC05SU3A 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Fully static chip design featuring the industry standard 8-bit M68HC05 core
MC68HC05T16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05V12 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontreller Unit