- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367493 > L84225 L84225 100BaseTX/FX/10BaseT Physical Layer Device technical manual 4/02 PDF資料下載
參數(shù)資料
| 型號： | L84225 |
| 英文描述： | L84225 100BaseTX/FX/10BaseT Physical Layer Device technical manual 4/02 |
| 中文描述： | L84225 100BaseTX/FX/10BaseT物理層設備的技術手冊，4月2日 |
| 文件頁數(shù)： | 25/118頁 |
| 文件大?。?/td> | 890K |
| 代理商： | L84225 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁
Functional Description
Copyright 1999-2002 by LSI Logic Corporation. All rights reserved.
25 of 118
April, 2002
ESD, and codeword error bits in the MI serial port Channel Status Output
register.
2.4.2 Manchester Decoder - 10 Mbps
In Manchester coded data, the first half of the data bit contains the
complement of the data, and the second half of the data bit contains the
true data. The L84225 Manchester decoder converts the single data
stream from the TP receiver into NRZ data for the controller interface by
decoding the data and stripping off the SOI pulse. Since the clock and
data recovery block has already separated the clock and data from the
TP receiver, the Manchester decoding process to NRZ data is inherently
performed by that block.
2.4.3 Decoder Bypass
The 4B5B decoder can be bypassed by setting the bypass
encoder/decoder bit in the MI serial port Channel Configuration register.
When this bit is set to bypass the encoder/decoder:
5B code words are passed directly to the controller interface from the
descrambler without any alterations.
CRS is asserted whenever the device is in the Link Pass state.
2.5 Clock and Data Recovery
2.5.1 Clock Recovery - 100 Mbps
Clock recovery is done with a PLL. If there is no valid data present on
the receive inputs, the PLL is locked to the 25 MHz TXCLK. When valid
data is detected on the receive inputs with the squelch circuit and when
the adaptive equalizer has settled, the PLL input is switched to the
incoming data stream. The PLL then recovers a clock by locking onto the
transitions of the incoming signal. The recovered clock frequency is a 25
MHz nibble clock, and that clock is output as the controller interface
signal RXCLK.
For FX operation, when the SD pin is asserted, the PLL input is switched
to the incoming data on the input.
相關PDF資料 |
PDF描述 |
|---|---|
| L84302 | L84302 Quad 100/10 Mbps 4-Port Ethernet Controller with RMON/SNMP Management Counters technical manual 4/02 |
| L8560 | Low-Power SLIC with Ringing |
| L8567 | SLIC for Peoples Republic of China Applications |
| L8567-32PLCC | Telecommunication IC |
| L8567-44PLCC | Telecommunication IC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| L84225/B1 | 制造商:LSI Corporation 功能描述: |
| L8446-04 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-06 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-07 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
| L8446-41 | 制造商:HAMAMATSU 制造商全稱:Hamamatsu Corporation 功能描述:CW LASER DIODES |
發(fā)布緊急采購，3分鐘左右您將得到回復。