
Genesis Microchip
gm5060 / gm5060-H Data Sheet
February 2002
C5060-DAT-01G
25
4
4
.
.
4
4
U
U
l
l
t
t
r
r
a
a
-
-
R
R
e
e
l
l
i
i
a
a
b
b
l
l
e
e
D
D
i
i
g
g
i
i
t
t
a
a
l
l
V
V
i
i
s
s
u
u
a
a
l
l
R
R
e
e
c
c
e
e
i
i
v
v
e
e
r
r
(
(
D
D
V
V
I
I
R
R
x
x
)
)
The Ultra-Reliable DVI receiver block of the gm5060 is compliant with DVI1.0 single link
specifications. Digital Visual Interface (DVI) is a standard that uses Transition Minimized
Differential Signaling protocol (TMDS). This block supports an input clock frequency ranging
from 20 MHz to 165 MHz.
Image
Capture
YUV
RealColor
Controls
RGB
Color
Controls
Frame Rate
Conversion
Zoom/
Shrink
Scaling
Triple
ADC
DVI
Rx
ITU656
Decoder
Gamma
Correction
LUT
HDCP
Image
Measurement
Display Timing
& Control
OSD
Frame
Store
Interface
Micro-
processor
(MCU)
Host
Interface
SDRAM
Interface
Analog
RGB
Digital
DVI
Digital YUV
Video
(8-bits)
Serial
Interface
Panel
Interface
.
Clock
Recovery
Input
Color
LUT
(24/48-bits)
Display
Clock
Generation
Figure 18. DVI Block
4.4.1 DVI Receiver Characteristics
Table 12 summarizes the characteristics of the four Receiver Pair inputs. Please note that it is
very important to follow the recommended layout guidelines for these signals. These are
described in "gm5020/5060 System Layout Guidelines" document number C5020-APN-01.
Table 12. DVI Receiver Characteristics
MIN
TYP
MAX
NOTE
DC Characteristics
Differential Input Voltage
Input Common Mode Voltage
150mV
AVDD
–300m V
AVDD
-10mV
1200mV
AVDD
-37mV
AVDD
+10mV
Behavior when Transmitter Disable
AC Characteristics
Input clock frequency
Input differential sensitivity (Peak-to-peak)
Max differential input (peak-to-peak)
Allowable Intra-Pair skew at Receiver
Allowable Inter-Pair skew at Receiver
Worst case differential input clock jitter
tolerance
20 MHz
150mV
165 MHz
1560 mV
250 ps
4.0 ns
188 ps
Input clock = 165 MHz