- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97874 > EC000UM EC000 Core User＇s Manual (SCM68000) PDF資料下載
參數(shù)資料
| 型號(hào)： | EC000UM |
| 英文描述： | EC000 Core User＇s Manual (SCM68000) |
| 中文描述： | EC000核心用戶手冊(cè)（SCM68000） |
| 文件頁(yè)數(shù)： | 7/145頁(yè) |
| 文件大小： | 829K |
| 代理商： | EC000UM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)
Exception Processing
MOTOROLA
EC000 CORE PROCESSOR USER’S MANUAL
4-19
4.3.2 Interrupts
Seven levels of interrupt priorities are provided, numbered 1–7. Devices can be chained
externally within interrupt priority levels, allowing an unlimited number of peripheral devices
to interrupt the SCM68000. The status register contains a 3-bit mask indicating the current
interrupt priority, and interrupts are inhibited for all priority levels less than or equal to the
current priority.
An interrupt request is made to the SCM68000 by encoding the interrupt request levels 1–
7 on the three interrupt request lines (IPLB2–IPLB0); all negated lines indicate no interrupt
request. Interrupt requests arriving at the SCM68000 do not force immediate exception pro-
cessing, but the requests are made pending. Pending interrupts are detected between
instruction executions. If the priority of the pending interrupt is lower than or equal to the cur-
rent SCM68000 priority, execution continues with the next instruction, and the requesting
interrupt is postponed until the priority of the pending interrupt becomes greater than the cur-
rent SCM68000 priority.
If the priority of the pending interrupt is greater than the current SCM68000 priority, the
exception processing sequence for the requesting interrupt is started. A copy of the status
register is saved; the privilege mode is set to supervisor mode; tracing is suppressed; and
the SCM68000 priority level is set to the level of the interrupt being acknowledged. The
SCM68000 fetches the vector number from the interrupting device by executing an interrupt
acknowledge cycle, which displays the level number of the interrupt being acknowledged on
the address bus. If external logic requests an automatic vector, the SCM68000 internally
generates a vector number corresponding to the interrupt level number. If external logic indi-
cates a bus error, the interrupt is considered spurious, and the generated vector number ref-
erences the spurious interrupt vector. The SCM68000 then proceeds with the usual
exception processing, saving the program counter and status register on the supervisor
stack. The saved value of the program counter is the address of the instruction that would
have been executed had the interrupt not been taken. The appropriate interrupt vector is
fetched and loaded into the program counter, and normal instruction execution commences
in the interrupt handling routine.
Figure 4-13. Initialization of the SCM68000 for Simulation Timing Diagram
CLKI
HALTIB
RESETIB
TEST
47
4747
47
T
2 CLOCK PERIODS
>
T
2 CLOCK PERIODS
T
0 CLOCK PERIODS
>
T
10 CLOCK PERIODS
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EC103B | Sensitive SCRs |
| EC103B1 | Sensitive SCRs |
| EC103B2 | Sensitive SCRs |
| EC103B3 | Sensitive SCRs |
| EC103D175 | Thyristor Product Catalog |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EC0010-000 | 制造商:TE Connectivity 功能描述:EC0010-000 |
| EC001031 | 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Header, Nominal current: 12 A, Rated voltage (III/2): 320 V, Assembly: Soldering |
| EC001121 | 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 4, Pitch: 5mm, Connection method: Screw connection, Color: Black, Contact surface: Tin |
| EC001283 | 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 7, Pitch: 5.08 mm, Connection method: Solder/Slip-on connection, Color: green, Contact surface: Tin, Assembly: Direct mounting |
| EC0013-000 | 制造商:TE Connectivity 功能描述:EC0013-000 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。