參數(shù)資料
型號： EC000UM
英文描述： EC000 Core User＇s Manual (SCM68000)
中文描述： EC000核心用戶手冊（SCM68000）
文件頁數(shù)： 128/145頁
文件大?。?/td> 829K
代理商： EC000UM
Bus Operation
3-42
EC000 CORE PROCESSOR USER’S MANUAL
MOTOROLA
ceeding clock period. The external signal has no defined phase relationship to the CPU
clock and may be changing at sampling time. Successful synchronization requires that the
internal machine receives a valid logic level (not a metastable signal), whether the input is
high, low, or in transition. Metastable signals propagating through synchronous machines
can produce unpredictable operation.
Parameter #47 of Section 7 Electrical Characteristics is the asynchronous input setup
time. Signals that meet parameter #47 are guaranteed to be recognized at the next falling
edge of the system clock. However, signals that do not meet parameter #47 are not guar-
anteed to be recognized. In addition, if DTACKB is recognized on a falling edge, valid data
is latched into the SCM68000 (during a read cycle) on the next falling edge, provided the
data meets the setup time required (parameter #27). When parameter #27 has been met,
parameter #31 may be ignored. If DTACKB is asserted with the required setup time before
the falling edge of S4, no wait states are incurred, and the bus cycle runs at its maximum
speed of four clock periods.
3.7 THE RELATIONSHIP OF DTACKB, BERRB, AND HALTIB
To properly control termination of a bus cycle for a retry or a bus error condition, DTACKB,
BERRB, and HALTIB should meet the setup and hold time to the falling edge of the
SCM68000 clock. Specification #48 (see Section 7 Electrical Characteristics), can be
ignored when DTACKB, BERRB, and HALTIB are stable at the falling edge of the
SCM68000 clock.
The possible bus cycle termination can be summarized as follows (case numbers refer to
Normal Termination—DTACKB is asserted. BERRB and HALTIB remain negated (case
1).
Halt Termination—HALTIB is asserted coincident with or preceding DTACKB, and
BERRB remains negated (case 2).
Bus Error Termination—BERRB is asserted in lieu of, coincident with, or preceding
DTACKB (case 3). HALTIB remains negated, and BERRB is negated coincident with or
after DTACKB.
Retry Termination—HALTIB and BERRB are asserted in lieu of, coincident with, or be-
fore DTACKB (cases 4, 5, and 6). BERRB is negated coincident with or after DTACKB.
HALTIB must be held at least one cycle after BERRB.
Table 3-1 shows the details of the resulting bus cycle termination for various combinations
of signal sequences.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
EC103B Sensitive SCRs
EC103B1 Sensitive SCRs
EC103B2 Sensitive SCRs
EC103B3 Sensitive SCRs
EC103D175 Thyristor Product Catalog
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EC0010-000 制造商:TE Connectivity 功能描述:EC0010-000
EC001031 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Header, Nominal current: 12 A, Rated voltage (III/2): 320 V, Assembly: Soldering
EC001121 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 4, Pitch: 5mm, Connection method: Screw connection, Color: Black, Contact surface: Tin
EC001283 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 7, Pitch: 5.08 mm, Connection method: Solder/Slip-on connection, Color: green, Contact surface: Tin, Assembly: Direct mounting
EC0013-000 制造商:TE Connectivity 功能描述:EC0013-000
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*