![](http://datasheet.mmic.net.cn/150000/EC000UM_datasheet_5001811/EC000UM_11.png)
List of Illustrations
xii
EC000 CORE PROCESSOR USER’S MANUAL
MOTOROLA
3-33
Synchronous Read Cycle................................................................................. 3-39
3-34
Synchronous Write Cycle................................................................................. 3-40
4-1
CPU Space Address Encoding .......................................................................... 4-3
4-2
Interrupt Acknowledge Cycle Timing Diagram ................................................... 4-4
4-3
Autovector Operation Timing Diagram............................................................... 4-8
4-4
Autovector Operation Timing Diagram—Best Case........................................... 4-9
4-5
Autovector Operation Timing Diagram—Worst Case ...................................... 4-10
4-6
Exception Vector Format.................................................................................. 4-11
4-7
Address Translated from 8-Bit Vector Number ................................................ 4-11
4-8
Interrupt Vector Number Format ...................................................................... 4-13
4-9
Groups 1 and 2 Exception Stack Frame .......................................................... 4-15
4-10
Reset Circuit..................................................................................................... 4-16
4-11
Reset Operation Timing Diagram..................................................................... 4-17
4-12
RESETOB Timing Diagram.............................................................................. 4-18
4-13
Initialization of the SCM68000 for Simulation Timing Diagram ........................ 4-19
4-14
Supervisor Stack Order for Bus or Address Error Exception ........................... 4-23
7-1
Clock Input Timing Diagram............................................................................... 7-2
7-2
Read Cycle Timing Diagram .............................................................................. 7-4
7-3
Write Cycle Timing Diagram .............................................................................. 7-5
7-4
SCM68000 to External Peripherals Timing Diagram ......................................... 7-6
7-5
Bus Arbitration Timing Diagram ......................................................................... 7-7
7-6
Bus Arbitration Timing Diagram—Idle Bus Case ............................................... 7-8
7-7
Bus Arbitration Timing Diagram—Active Bus Case ........................................... 7-9
7-8
Bus Arbitration Timing Diagram—Multiple Bus Request.................................. 7-10
7-9
Core Application Signals Timing Diagram........................................................ 7-12
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.