
ii
Celeron
Processor Mobile Module MMC-1
at 466 MHz and 433 MHz
FIGURES
Figure 1. Block Diagram of the Celeron Processor
Mobile Module MMC-1...........................................2
Figure 2. 280-Pin Connector Footprint Pad Numbers,
Module Secondary Side.......................................14
Figure 3. Clock Control States ............................................17
Figure 4. BCLK, TCK, PICCLK Generic Clock Waveform at
the Processor Core Pin........................................22
Figure 5. Power-on Sequence Timing.................................25
Figure 6. Instantaneous In-rush Current Model...................26
Figure 7. Instantaneous In-rush Current.............................27
Figure 8. Over Current Protection Circuit............................28
Figure 9. Spice Simulation Using In-rush Protection
(Example Only)....................................................29
Figure 10. Celeron Processor Mobile Module MMC-1 Board
Dimensions........................................................31
Figure 11. Celeron Processor Mobile Module MMC-1 Board
Dimensions- Pin 1 Orientation............................32
Figure 12. Printed Circuit Board Thickness.........................33
Figure 13. Keep-out Zone...................................................33
Figure 14. Thermal Transfer Plate (A) ................................34
Figure 15. Thermal Transfer Plate (B) ................................35
Figure 16. Standoff Holes, Board Edge Clearance, and EMI
Containment Ring..............................................36
Figure 17. Product Tracking Code......................................37
TABLES
Table 1. Module Connector Signal Summary........................3
Table 2. Memory Signal Descriptions ...................................5
Table 3. PCI Signal Description............................................6
Table 4. Processor/PIIX4E/M Sideband Signal
Descriptions............................................................7
Table 5. Power Management Signal Descriptions ................8
Table 6. Clock Signal Descriptions .......................................9
Table 7. Voltage Descriptions .............................................10
Table 8. JTAG Pins.............................................................10
Table 9. Miscellaneous Pins ...............................................11
Table 10. Connector Pin Assignments................................12
Table 11. Connector Specifications ....................................15
Table 12. Configuration Straps for the 82443DX Host Bridge
System Controller...............................................16
Table 13. Clock State Characteristics.................................19
Table 14. POS/STR Power.................................................19
Table 15. Power Supply Design Specifications
..................19
Table 16. AC Specifications (BCLK) at the Processor Core
Pins.....................................................................21
Table 17. BCLK Signal Quality Specifications at the
Processor Core...................................................22
Table 18. Typical Voltage Regulator Efficiency...................22
Table 19. Voltage Signal Definitions and Sequences .........24
Table 20. VR_ON In-rush Current......................................25
Table 21. Capacitance Requirements per Power Plane......26
Table 22. Thermal Sensor SMBus Address Table..............30
Table 23. Thermal Sensor Configuration Register..............31
Table 24. Thermal Design Power Specifications ................36
Table 25. Environmental Standards....................................38