參數(shù)資料
型號： celeron cpu Mobile Module
廠商： Intel Corp.
英文描述： processor Mobile Module Connector 1 (MMC-1) at 466 MHz and 433MHZ(工作頻率466和433兆赫茲帶連接器1處理器)
中文描述： 移動處理器模塊連接器1（MMC管理- 1）在466 MHz和433MHz的（工作頻率466和433兆赫茲帶連接器1處理器）
文件頁數(shù)： 25/42頁
文件大小： 448K
代理商： CELERON CPU MOBILE MODULE
21
Celeron
Processor Mobile Module MMC-1
at 466 MHz and 433 MHz
4.6.2
AC Requirements
Table 16 provides the PSB clock (BCLK) AC requirements
for the Celeron processor mobile module MMC-1.
Table 16. BCLK AC Specifications at the Processor Core Pins
1,2,3
Min
Nom
T#
PSB Frequency
4
Parameter
Max
Unit
Figure
Notes
66.67
MHz
All processor core
frequencies
T1:
BCLK Period
4,5
BCLK Period Stability
6,7,8
15.0
ns
T2:
±250
ps
T3:
BCLK High Time
5.3
ns
At >1.8V
T4:
BCLK Low Time
BCLK Rise Time
8
BCLK Fall Time
8
5.3
ns
At <0.7V
T5:
0.175
0.875
ns
(0.9V-1.6V)
T6:
0.175
0.875
ns
(1.6V-0.9V)
NOTES:
1.
Unless otherwise noted, all specifications in this table apply to all Intel mobile modules.
2.
All AC timings for the GTL+ signals are referenced to the BCLK rising edge at 1.25V at the processor core pin. All GTL+ signal
timings (address bus, data bus, etc.) are referenced at 1.00V at the processor core pins.
3.
All AC timings for the CMOS signals are referenced to the BCLK rising edge at 1.25V at the processor core pin. All CMOS signal
timings (compatibility signals, etc.) are referenced at 1.25V at the processor core pins.
4.
The internal core clock frequency is derived from the PSB clock. The PSB clock to core clock ratio is determined during
initialization as described and is predetermined by the Celeron processor mobile module.
5.
The BCLK period allows +0.5 ns tolerance for clock driver variation. See the
CK97 Clock Synthesizer/Driver Specification
for
further information.
6.
Measured on the rising edge of adjacent BCLKs at 1.25V. The jitter present must be accounted for as a component of BCLK skew
between devices.
7.
The clock driver’s closed loop jitter bandwidth must be set low to allow any PLL-based device to track the jitter created by the
clock driver. The -20 dB attenuation point, as measured into a 10 pF to 20-pF load, should be less than 500 kHz. This
specification may be ensured by design characterization and/or measured with a spectrum analyzer. See the
CK97 Clock
Synthesizer/Driver Specification
for further details.
8.
Not 100% tested. Specified by design characterization as a clock driver requirement.
相關PDF資料
PDF描述
celeron CPU with Mobile Module processor Mobile Module Connector 2 (MMC-2) at 466 MHz and 433MHZ(工作頻率466和433兆赫茲帶連接器2處理器)
Celeron Processor with mobile Celeron Processor Mobile Module MMC-1 at 400 MHz, 366 MHz, 333 MHz, and 300 MHz(工作頻率400,366,333,300和266兆赫茲帶移動模塊和連接器1處理器)
celeron processor 32 bit Celeron Processor Mobile Module(32 位帶移動模塊處理器)
CEM11C2 Dual Enhancement Mode Field Effect Transistor (N and P Channel)
CEM2005 Dual Enhancement Mode Field Effect Transistor(N and Channel)
相關代理商/技術參數(shù)
參數(shù)描述
CELF001001J1 制造商:Panasonic Industrial Company 功能描述:FILTER
CELHK11-1REC5-59-3.00-AV-01-V 功能描述:CIRCUIT BRKR MAG-HYDR LEVER 3A 制造商:sensata technologies/airpax 系列:CEL 零件狀態(tài):有效 斷路器類型:磁性（液力延遲） 額定電流:3A 額定電壓 - AC:- 額定電壓 - DC:- 極數(shù):2 致動器類型:搖臂 照明:- 照明電壓（標稱值）:- 安裝類型:面板安裝 標準包裝:1
CELHK11-1REC5-59-35.0-AV-01-V 功能描述:CIRCUIT BRKR MAG-HYDR LEVER 35A 制造商:sensata technologies/airpax 系列:CEL 零件狀態(tài):有效 斷路器類型:磁性（液力延遲） 額定電流:35A 額定電壓 - AC:- 額定電壓 - DC:- 極數(shù):2 致動器類型:搖臂 照明:- 照明電壓（標稱值）:- 安裝類型:面板安裝 標準包裝:1
CELHK11-1REC5-71165-10-V 功能描述:CIRCUIT BREAKER MAG-HYDR LEVER 制造商:sensata technologies/airpax 系列:* 零件狀態(tài):有效 標準包裝:1
CELHK11-1REC5-71165-11-V 功能描述:CIRCUIT BREAKER MAG-HYDR LEVER 制造商:sensata technologies/airpax 系列:* 零件狀態(tài):有效 標準包裝:1
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*