- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379717 > C186EA20 (Intel Corp.) RSO-S_D(Z) Series - Econoline Regulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 12V; Power: 1W; 2:1 and 4:1 Wide Input Voltage Ranges; 1kVDC, 2kVD & 3kVDC Isolation; UL94V-0 Package Material; Continuous Short Circuit Protectionwith Current Foldback; Low Noise; No External Capacitor needed; Efficiency to 83% PDF資料下載
參數(shù)資料
| 型號： | C186EA20 |
| 廠商： | Intel Corp. |
| 元件分類： | DC/DC變換器 |
| 英文描述： | RSO-S_D(Z) Series - Econoline Regulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 12V; Power: 1W; 2:1 and 4:1 Wide Input Voltage Ranges; 1kVDC, 2kVD & 3kVDC Isolation; UL94V-0 Package Material; Continuous Short Circuit Protectionwith Current Foldback; Low Noise; No External Capacitor needed; Efficiency to 83% |
| 中文描述： | 16位高集成嵌入式處理器 |
| 文件頁數(shù)： | 8/50頁 |
| 文件大?。?/td> | 709K |
| 代理商： | C186EA20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
80C186EA/80C188EA, 80L186EA/80L188EA
80C187 Interface (80C186EA Only)
The 80C187 Numerics Coprocessor may be used to
extend the 80C186EA instruction set to include
floating point and advanced integer instructions.
Connecting the 80C186EA RESOUT and TEST/
BUSY pins to the 80C187 enables Numerics Mode
operation. In Numerics Mode, three of the four Mid-
Range Chip Select (MCS) pins become handshaking
pins for the interface. The exchange of data and
control information proceeds through four dedicated
I/O ports.
If an 80C187 is not present, the 80C186EA config-
ures itself for regular operation at reset.
NOTE:
The 80C187 is not specified for 3V operation and
therefore
does
not
interface
80L186EA.
directly
to
the
ONCE Test Mode
To facilitate testing and inspection of devices when
fixed into a target system, the 80C186EA has a test
mode available which forces all output and input/
output pins to be placed in the high-impedance
state. ONCE stands for ‘‘ON Circuit Emulation’’. The
ONCE mode is selected by forcing the UCS and LCS
pins LOW (0) during a processor reset (these pins
active.
DIFFERENCES BETWEEN THE
80C186XL AND THE 80C186EA
The 80C186EA is intended as a direct functional up-
grade for 80C186XL designs. In many cases, it will
be possible to replace an existing 80C186XL with
little or no hardware redesign. The following sections
describe differences in pinout, operating modes, and
AC and DC specifications to keep in mind.
Pinout Compatibility
The 80C186EA requires a PDTMR pin to time the
processor’s exit from Powerdown Mode. The original
pin arrangement for the 80C186XL in the PLCC
package did not have any spare leads to use for
PDTMR, so the DT/R pin was sacrificed. The ar-
rangement of all the other leads in the 68-lead PLCC
is
identical
between
the
80C186EA. DT/R may be synthesized by latching
the S1 status output. Therefore, upgrading a PLCC
80C186XL to PLCC 80C186EA is straightforward.
80C186XL
and
the
The 80-lead QFP (EIAJ) pinouts are different be-
tween the 80C186XL and the 80C186EA. In addition
to the PDTMR pin, the 80C186EA has more power
and ground pins and the overall arrangement of pins
was shifted. A new circuit board layout for the
80C186EA is required.
Operating Modes
The 80C186XL has two operating modes, Compati-
ble and Enhanced. Compatible Mode is a pin-to-pin
replacement for the NMOS 80186, except for nu-
merics coprocessing. In Enhanced Mode, the proc-
essor has a Refresh Control Unit, the Power-Save
feature and an interface to the 80C187 Numerics
Coprocessor. The MCS0, MCS1, and MCS3 pins
change their functions to constitute handshaking
pins for the 80C187.
The 80C186EA allows all non-80C187 users to use
all the MCS pins for chip-selects. In regular opera-
tion, all 80C186EA features (including those of the
Enhanced Mode 80C186) are present except for the
interface to the 80C187. Numerics Mode disables
the three chip-select pins and reconfigures them for
connection to the 80C187.
TTL vs CMOS Inputs
The inputs of the 80C186EA are rated for CMOS
switching levels for improved noise immunity, but the
80C186XL inputs are rated for TTL switching levels.
In particular, the 80C186EA requires a minimum V
IH
of 3.5V to recognize a logic one while the 80C186XL
requires a minimum V
IH
of only 1.9V (assuming 5.0V
operation). The solution is to drive the 80C186EA
with true CMOS devices, such as those from the HC
and AC logic families, or to use pullup resistors
where the added current draw is not a problem.
Timing Specifications
80C186EA timing relationships are expressed in a
simplified format over the 80C186XL. The AC per-
formance of an 80C186EA at a specified frequency
will be very close to that of an 80C186XL at the
same frequency. Check the timings applicable to
your design prior to replacing the 80C186XL.
8
8
相關PDF資料 |
PDF描述 |
|---|---|
| C1888CT | Off-line Power Supply Controller |
| C2012X5R0J106 | Up to 500 mA, High Efficiency Synchronous Step-Down DC-DC Converter |
| C2012X5R0J226 | Up to 500 mA, High Efficiency Synchronous Step-Down DC-DC Converter |
| C2012X5R1C105M | UNREGULATED 60-mA CHARGE PUMP VOLTAGE INVERTER |
| C2012X5R1A225M | UNREGULATED 60-mA CHARGE PUMP VOLTAGE INVERTER |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C1874 | 制造商:MICRO-ELECTRONICS 制造商全稱:Micro Electronics 功能描述:NPN SILICON TRANSISTOR |
| C187EVK01/NOPB | 制造商:Texas Instruments 功能描述:LOW POWER 1.8V DUAL PIXEL FPD-LINK (LVDS - Boxed Product (Development Kits) 制造商:Texas Instruments 功能描述:KIT EVAL FOR DS90C187 制造商:Texas Instruments 功能描述:Low Power 1.8V Dual Pixel FPD-Link (LVDS |
| C188 | 制造商:Datak Corporation 功能描述:Cable Assembly RS-232 1.828m 28AWG 9 POS D-Sub to 9 POS D-Sub M-M |
| C1883CA | 制造商:n/a 功能描述:Power Semiconductor |
| C1883CB | 制造商:n/a 功能描述:Power Semiconductor |
發(fā)布緊急采購，3分鐘左右您將得到回復。