- 您現(xiàn)在的位置：買賣IC網 > PDF目錄379717 > C186EA20 (Intel Corp.) RSO-S_D(Z) Series - Econoline Regulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 12V; Power: 1W; 2:1 and 4:1 Wide Input Voltage Ranges; 1kVDC, 2kVD & 3kVDC Isolation; UL94V-0 Package Material; Continuous Short Circuit Protectionwith Current Foldback; Low Noise; No External Capacitor needed; Efficiency to 83% PDF資料下載
參數(shù)資料
| 型號： | C186EA20 |
| 廠商： | Intel Corp. |
| 元件分類： | DC/DC變換器 |
| 英文描述： | RSO-S_D(Z) Series - Econoline Regulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 12V; Power: 1W; 2:1 and 4:1 Wide Input Voltage Ranges; 1kVDC, 2kVD & 3kVDC Isolation; UL94V-0 Package Material; Continuous Short Circuit Protectionwith Current Foldback; Low Noise; No External Capacitor needed; Efficiency to 83% |
| 中文描述： | 16位高集成嵌入式處理器 |
| 文件頁數(shù)： | 43/50頁 |
| 文件大?。?/td> | 709K |
| 代理商： | C186EA20 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁當前第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
80C186EA/80C188EA, 80L186EA/80L188EA
80C186EA/80C188EA EXECUTION
TIMINGS
A determination of program exeuction timing must
consider the bus cycles necessary to prefetch in-
structions as well as the number of execution unit
cycles necessary to execute instructions. The fol-
lowing instruction timings represent the
minimum
execution time in clock cycle for each instruction.
The timings given are based on the following as-
sumptions:
#
The opcode, along with any data or displacement
required for execution of a particular instruction,
has been prefetched and resides in the queue at
the time it is needed.
#
No wait states or bus HOLDs occur.
#
All word-data is located on even-address bound-
aries. (80C186EA only)
All jumps and calls include the time required to fetch
the opcode of the next instruction at the destination
address.
All instructions which involve memory accesses can
require one or two additional clocks above the mini-
mum timings shown due to the asynchronous hand-
shake between the bus interface unit (BIU) and exe-
cution unit.
With a 16-bit BIU, the 80C186EA has sufficient bus
performance to endure that an adequate number of
prefetched bytes will reside in the queue (6 bytes)
most of the time. Therefore, actual program exeuc-
tion time will not be substanially greater than that
derived from adding the instruction timings shown.
The 80C188EA 8-bit BIU is limited in its performance
relative to the execution unit. A sufficient number of
prefetched bytes may not reside in the prefetch
queue (4 bytes) much of the time. Therefore, actual
program execution time will be substantially greater
than that derived from adding the instruction timings
shown.
43
43
相關PDF資料 |
PDF描述 |
|---|---|
| C1888CT | Off-line Power Supply Controller |
| C2012X5R0J106 | Up to 500 mA, High Efficiency Synchronous Step-Down DC-DC Converter |
| C2012X5R0J226 | Up to 500 mA, High Efficiency Synchronous Step-Down DC-DC Converter |
| C2012X5R1C105M | UNREGULATED 60-mA CHARGE PUMP VOLTAGE INVERTER |
| C2012X5R1A225M | UNREGULATED 60-mA CHARGE PUMP VOLTAGE INVERTER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| C1874 | 制造商:MICRO-ELECTRONICS 制造商全稱:Micro Electronics 功能描述:NPN SILICON TRANSISTOR |
| C187EVK01/NOPB | 制造商:Texas Instruments 功能描述:LOW POWER 1.8V DUAL PIXEL FPD-LINK (LVDS - Boxed Product (Development Kits) 制造商:Texas Instruments 功能描述:KIT EVAL FOR DS90C187 制造商:Texas Instruments 功能描述:Low Power 1.8V Dual Pixel FPD-Link (LVDS |
| C188 | 制造商:Datak Corporation 功能描述:Cable Assembly RS-232 1.828m 28AWG 9 POS D-Sub to 9 POS D-Sub M-M |
| C1883CA | 制造商:n/a 功能描述:Power Semiconductor |
| C1883CB | 制造商:n/a 功能描述:Power Semiconductor |
發(fā)布緊急采購，3分鐘左右您將得到回復。