參數(shù)資料
型號: C186EA20
廠商: Intel Corp.
元件分類: DC/DC變換器
英文描述: RSO-S_D(Z) Series - Econoline Regulated DC-DC Converters; Input Voltage (Vdc): 12V; Output Voltage (Vdc): 12V; Power: 1W; 2:1 and 4:1 Wide Input Voltage Ranges; 1kVDC, 2kVD & 3kVDC Isolation; UL94V-0 Package Material; Continuous Short Circuit Protectionwith Current Foldback; Low Noise; No External Capacitor needed; Efficiency to 83%
中文描述: 16位高集成嵌入式處理器
文件頁數(shù): 33/50頁
文件大?。?/td> 709K
代理商: C186EA20
80C186EA/80C188EA, 80L186EA/80L188EA
DERATING CURVES
272432–13
Figure 13. Typical Output Delay Variations
Versus Load Capacitance
RESET
272432–14
Figure 14. Typical Rise and Fall Variations
Versus Load Capacitance
The processor performs a reset operation any time
the RESIN pin is active. The RESIN pin is actually
synchronized before it is presented internally, which
means that the clock must be operating before a
reset can take effect. From a power-on state, RESIN
must be held active (low) in order to guarantee cor-
rect initialization of the processor.
Failure to pro-
vide RESIN while the device is powering up will
result in unspecified operation of the device.
Figure 15 shows the correct reset sequence when
first applying power to the processor. An external
clock connected to CLKIN must not exceed the V
CC
threshold being applied to the processor. This is nor-
mally not a problem if the clock driver is supplied
with the same V
CC
that supplies the processor.
When attaching a crystal to the device, RESIN must
remain active until both V
CC
and CLKOUT are stable
(the length of time is application specific and de-
pends on the startup characteristics of the crystal
circuit). The RESIN pin is designed to operate cor-
rectly using an RC reset circuit, but the designer
must ensure that the ramp time for V
CC
is not so
long that RESIN is never really sampled at a logic
low level when V
CC
reaches minimum operating
conditions.
Figure 16 shows the timing sequence when RESIN
is applied after V
CC
is stable and the device has
been operating. Note that a reset will terminate all
activity and return the processor to a known operat-
ing state. Any bus operation that is in progress at the
time RESIN is asserted will terminate immediately
(note that most control signals will be driven to their
inactive state first before floating).
While RESIN is active, signals RD/QSMD, UCS,
LCS, MCS0/PEREQ, MCS1/ERROR, LOCK, and
TEST/BUSY are configured as inputs and weakly
held high by internal pullup transistors. Forcing UCS
and LCS low selects ONCE Mode. Forcing QSMD
low selects Queue Status Mode. Forcing TEST/
BUSY high at reset and low four clocks later enables
Numerics Mode. Forcing LOCK low is prohibited and
results in unspecified operation.
33
33
相關(guān)PDF資料
PDF描述
C1888CT Off-line Power Supply Controller
C2012X5R0J106 Up to 500 mA, High Efficiency Synchronous Step-Down DC-DC Converter
C2012X5R0J226 Up to 500 mA, High Efficiency Synchronous Step-Down DC-DC Converter
C2012X5R1C105M UNREGULATED 60-mA CHARGE PUMP VOLTAGE INVERTER
C2012X5R1A225M UNREGULATED 60-mA CHARGE PUMP VOLTAGE INVERTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
C1874 制造商:MICRO-ELECTRONICS 制造商全稱:Micro Electronics 功能描述:NPN SILICON TRANSISTOR
C187EVK01/NOPB 制造商:Texas Instruments 功能描述:LOW POWER 1.8V DUAL PIXEL FPD-LINK (LVDS - Boxed Product (Development Kits) 制造商:Texas Instruments 功能描述:KIT EVAL FOR DS90C187 制造商:Texas Instruments 功能描述:Low Power 1.8V Dual Pixel FPD-Link (LVDS
C188 制造商:Datak Corporation 功能描述:Cable Assembly RS-232 1.828m 28AWG 9 POS D-Sub to 9 POS D-Sub M-M
C1883CA 制造商:n/a 功能描述:Power Semiconductor
C1883CB 制造商:n/a 功能描述:Power Semiconductor